Juss wondering…
Does Enabling of Prefetching and Write-posting in PCI-E bridge have an effect on 0-copy kernels?
I have no clue about the amount of cache (and its coherency) present in PCI-E bridges.
But they might have a significant effect on latencies of 0-copy kernels…
Any comments?