That buffer restriction applies to AGX <-> x86 setup also.
Related topics
| Topic | Replies | Views | Activity | |
|---|---|---|---|---|
| X86 CPU to Xavier AGX (in endpoint mode) with PCIe : How enable Ethernet over PCIe driver | 10 | 2339 | October 18, 2021 | |
| xavier pcie endpoint mode | 11 | 3829 | December 23, 2021 | |
| recommendation of TX/RX swap module for two Xavier boards? | 7 | 1057 | October 18, 2021 | |
| AGX Xevier endpoint mode Ethernet over PCIE PCIe x1 x2 x4 x8 issue | 4 | 461 | August 11, 2022 | |
| About two AGX Xaiver use PCIE connect | 4 | 529 | December 28, 2022 | |
| Raiser for PCIe x16 or How connect x8 IP cameras to AGX Xavier | 2 | 504 | October 18, 2021 | |
| SSH and ping of AGX with direct ethernet conncetion via RJ45 interfaces | 3 | 783 | October 12, 2021 | |
| NVIDIA AGX Xavier Industrial PCIE communication | 5 | 1217 | February 19, 2022 | |
| Jetson Xavier NX endpoint mode using E3317_A01 RX/TX Swap Board | 14 | 5327 | October 18, 2021 | |
| AGX Endpoint PCIe DMA speed | 8 | 1674 | October 26, 2022 |