Cannot set UPHY Lane 0 PCIe config in pinmux

I asked a similar question before when JP5 was still only early access.
I am trying to use PCIe C0, on UPHY lane 0 which is normally set to USB 3.2. I can change the UPHY mode in the pinmux just fine but the sideband signals are not available. Refclk and PERST/CLKREQ cannot be set in the pinmux, even though it is listed as supported in the design guide.

Will this be added at a later date? I would like all of my mPCIe slots to work.

We will support those uphy configuration mentioned in design guide after 5.0GA.

This topic was automatically closed 14 days after the last reply. New replies are no longer allowed.