NVIDIA Developer Forums
Debug PHY_INTR0 phy:0 cil:0 st:0 vc:0 status
Robotics & Edge Computing
Jetson & Embedded Systems
Jetson Xavier NX
camera
ShaneCCC
August 19, 2024, 4:41am
13
Reference to below topic to disable firewall to access the REG.
Jetpack-5.1.2 - Disabling CRC check does not work
show post in topic
Related topics
Topic
Replies
Views
Activity
Problem of getting data from MIPI CSI Jetson TX2
Jetson TX2
39
3912
September 6, 2019
Intermittent PXL_SOF
Jetson TX2
13
1689
September 12, 2018
Tk1 FPGA-TX to CSI-A
Jetson TK1
8
1648
October 18, 2021
MIPI issue between FPGA and Xavier NX
Jetson Xavier NX
camera
,
kernel
14
2190
January 5, 2022
tegra_channel_error_status:error 22
Jetson TX1
10
1773
October 18, 2021
PXL_SOF syncpt timeout! err = -11
Jetson TX2
7
1368
April 20, 2018
tx2 - Camera mipi timing and PXL_SOF
Jetson TX2
30
5912
October 18, 2021
MIPI CSI VC problem
Jetson AGX Xavier
camera
12
1426
October 13, 2021
Problem of getting data from MIPI CSI
Jetson TX2
8
1531
October 18, 2021
CSI camera driver syncpt timeout error
Jetson TX2
7
2928
February 15, 2018