Hello! I have a dumb question :), but I’m a little confused.
I don’t understand clearly the difference between this metrics, and how to the cycles counters related to the HW architecture.
My current understanding (AI100):
- Device → SMs->4 sub partitions{An individual: warp scheduler, …, Execution units}.
- SM and each sub partition have individual cycle counters.
This is right?
Thanks!