Hello,
It seems to be a mismatch in DisplayPort lane numbering between the schematics and the Pinmux spreadsheet. The spreadsheet defines lane 0 on pins A51,A50 but the schematics shows lane 2 on these lanes. What is the correct mapping of the DisplayPort lanes?
Thank you
Please refer to below info in Design Guide.
