It was a typo. SDK doc does not have info on this. It looks other engines not related to I/O coherency
Unfortunately, we don’t have any perf stats related to this flag.
Related topics
| Topic | Replies | Views | Activity | |
|---|---|---|---|---|
| Cache coherence of pinned memory on Jetson Xavier NX | 4 | 1705 | November 17, 2021 | |
| Whether allocating NvSciBuf memory on orin can be accessed by cpu and gpu | 3 | 320 | December 15, 2022 | |
| Can GPU access CPU cache on Xavier for the sake of coherence? | 2 | 505 | October 18, 2021 | |
| Integrated GPU cache coherence on Orin | 4 | 1126 | August 23, 2023 | |
| Sharing CUDA Resources Through Interoperability with NvSciBuf and NvSciSync | 6 | 1240 | January 5, 2023 | |
| Coalesced read/write memory details More informations about coalesced memory | 10 | 12406 | March 2, 2008 | |
| Memory System Questions | 4 | 4539 | October 18, 2021 | |
| Jetson TK1 IO cache coherency | 3 | 1359 | September 29, 2015 | |
| GPU cache coherence problem | 8 | 5741 | June 23, 2025 | |
| double buffer how to do it efficiently? | 6 | 2781 | June 15, 2011 |