TX2 PCIE 2.0 whether support or not the xilinx fpga pcie3.0,What other issues are there between them?For the record, my board is a homemade fpga+GPU, and pcie is directly connected to the board.
What happens if a 4x data channel is linked backwards?
Related topics
Topic | Replies | Views | Activity | |
---|---|---|---|---|
TX2i and FPGA PCIE interface | 16 | 1232 | October 18, 2021 | |
two TX2 and one FPGA communicate by PCIE | 5 | 528 | October 18, 2021 | |
GPU Direct with JETSON AGX XAVIER | 1 | 508 | May 13, 2019 | |
PCIe x4 lane on TX2NX | 4 | 564 | March 30, 2022 | |
PCIE | 5 | 756 | November 5, 2018 | |
Interfacing between FPGA(Xilinx) / Jetson Xavier | 4 | 2076 | July 6, 2022 | |
Tesla c2050 and Xilinx FPGA PCI communication | 0 | 2098 | April 24, 2012 | |
TX2i + xilinx K7 FPGA PCIex4 Error | 4 | 812 | October 18, 2021 | |
PCIE Signal Connections for help | 13 | 1195 | October 18, 2021 | |
Direct access to the GPU memory over PCIe? | 4 | 721 | October 18, 2021 |