The two LANES of the devkit UPHY0_ 6/7 are connected to the UFS - M.2 Key M Connector. Our hardware design has changed these two LANES to PCIEX2, and the reset signal has been changed to PCIE3_RST_N. How can we modify the device tree configuration to enable this PCIE X2?
Related topics
| Topic | Replies | Views | Activity | |
|---|---|---|---|---|
| xavier pcie customized configuration | 2 | 599 | October 18, 2021 | |
| How to Switch T5000 UPHY Config1#/Config2# | 4 | 128 | November 11, 2025 | |
| Equivalents on Device tree for PCI | 12 | 1031 | January 18, 2023 | |
| PCIe Configuration Orin NX 16GB | 2 | 114 | September 24, 2025 | |
| TX2 USB lane map config #1 Fail | 19 | 1057 | October 18, 2021 | |
| DTSI file to change in order to enable PEX1 instead od USB_SS) | 10 | 833 | October 18, 2021 | |
| How to Use TX2's PCIE config #6, instead of default (config #2) | 2 | 549 | October 18, 2021 | |
| Customizing the PCIe for custom carrier board | 3 | 646 | March 14, 2023 | |
| xavier pcie configure | 1 | 479 | August 26, 2019 | |
| TX2 using PCIx1 Instead of USB3 default (Config 1) | 26 | 6418 | October 1, 2019 |