Our board actually uses the X1 mode of PCIE C4, do we just add
phys = <&p2u_8>;
phy-names = “pcie-p2u-0”;
Our board actually uses the X1 mode of PCIE C4, do we just add
phys = <&p2u_8>;
phy-names = “pcie-p2u-0”;
| Topic | Replies | Views | Activity | |
|---|---|---|---|---|
| How to use PCIE C4 root port? | 2 | 786 | September 21, 2022 | |
| Enable PCIe Controller C4 on Xavier | 2 | 996 | October 18, 2021 | |
| PCIe C4 not working | 2 | 1060 | July 11, 2022 | |
| How to config the Xavier C4 lane to PCIe x2 function? | 10 | 1376 | October 18, 2021 | |
| Xavier jetpack4.2.2 enable pcie c4 controller failed | 6 | 398 | May 25, 2024 | |
| PCIe C4 in endpoint mode for AGX Xavier | 3 | 1049 | April 7, 2022 | |
| How to configure UPHY8 to PCIe x1 | 7 | 1309 | October 18, 2021 | |
| Jetson AGX Xavier PCIe endpoint using I/F C4 | 4 | 399 | August 23, 2023 | |
| How to Configure PCie EndPoint Mode with PCie C4 on AGX Xavier | 4 | 671 | June 28, 2023 | |
| PCIe C4 in endpoint mode for AGX Xavier | 9 | 2251 | April 27, 2022 |