How to use the MIPI DSI interface?

Hi, as you can see in Product Design Gudie: Tegra supports two total MIPI DSI data lanes and a single clock lane. Each data lane has a peak bandwidth up to 1.5Gbps.