Generally there should be a device driver there to support that EP.
This part is not what we support but the PCIe device vendor (Xilinx in your case).
If lspci could detect this , then I think there is no software side issue on the RP side.
Related topics
| Topic | Replies | Views | Activity | |
|---|---|---|---|---|
| PCIe ep Test Fail on AGX orin:RP DMA address is null .Version:R36.3 | 14 | 176 | November 21, 2024 | |
| Fail to Testing Bidirectional Data Transfer | 10 | 1020 | November 18, 2022 | |
| Agx orin pcie endpoint (0xFFFFFFFF in root port system shared RAM) | 3 | 514 | December 28, 2022 | |
| Unable to write on root port when two Xavier boards use PCIe to communicate, always get 0xFFFFFFFF | 2 | 742 | October 18, 2021 | |
| PCIe_on_Custom_carrier_board | 10 | 63 | August 27, 2025 | |
| Lspci result before and after root port orin connected with endpoint orin | 13 | 624 | January 30, 2024 | |
| PCIe Communication Between 2 Jetson Agx Orin | 19 | 176 | March 27, 2025 | |
| Jetson AGX Orin Dev Kit PCIe (Orin RP to Orin EP) Shared RAM Memory Not Working | 7 | 948 | May 31, 2023 | |
| PCIe to PCIe communication on custom board | 21 | 49 | August 26, 2025 | |
| Shared RAM on PCIe Endpoint Device: 'devmem: mmap:' error | 12 | 775 | December 3, 2023 |