What are the logic levels (Vout low max/Vout high min) and the drive capacity (in mA) of the Jetson AGX Xavier PERST# signal on the PCIe J6 connector? Is it actively driven (push-pull output) or the open drain type? Module schematics on page 9 shows this signal as a combinations of two signals: PEX_…

Jetson AGX Xavier PERST# signal electrical specifications

Trumany November 12, 2020, 5:50am 9

Yes, it’s OD type.

Topic		Replies	Views
Xavier module PCIe interface control signal is 1.8V or 3.3V? Jetson AGX Xavier	1	441	September 25, 2019
Description conflict in Xavier spec for PEX pins Jetson AGX Xavier	3	564	September 25, 2019
PCIe 12V arrives too late for PERST Jetson AGX Xavier	6	907	July 31, 2019
AGX Xavier: No PCIe link Jetson AGX Xavier pcie , kernel , board-design , fpga	15	819	September 26, 2023
How to change the PCIE1_RST output direction? Jetson Xavier NX pcie	23	1024	May 10, 2023
Xavier pad voltage and PMIC power rail question, especially for PCIe Jetson AGX Xavier pcie , gpio , power , pinmux , device-tree	8	1484	October 18, 2021
PCIe Reset Jetson AGX Xavier hw	2	551	October 18, 2021
PEX_Lx_RST_N/PEX_Lx_CLKREQ_N signals electrical level Jetson AGX Xavier hw , board-design	2	517	October 18, 2021
Jetson AGX Orin board not able to enumerate FPGA PCIe card (Latest kernel 35.1.0) Jetson AGX Xavier pcie	7	2817	September 15, 2022
Jetson_AGX_Xavier PCIe interface Jetson AGX Xavier	6	883	October 18, 2021