Jetson AGX Xavier SYS_VIN_HV and SYS_VIN_MV Power up sequence


I have seen the Jetson AGX Xavier development board power sequence, In Dev kit they are using One Power Enable signal to enable powers(12V and 5V) to the module Simultaneously.

In my case I am not generating any Enable signal to release Module Powers(12V and 5V). Iam generating 5V from 12V with the SS delay of 6.4ms.

  • What will be the max delay acceptable between 12V and 5V power enables, can able to manage the delay through the Regulator (Soft Start Delay) option

Please provide your valuable suggestion.

A couple of ms should be OK. But even the timing is not so strict, still suggest to follow reference to use one EN for HV and MV, as the kind of your design is not validated.

This topic was automatically closed 14 days after the last reply. New replies are no longer allowed.