Can you please tell me if there is any existing documentation on the Denver 2 CPU core execution latencies? ARM provides a software optimization guide for the A57 core that provides details on the execution latency of for example the “FADD” instruction of 5 cycles. Does there exist any documentation that describes the same type of information on the execution latencies for all instructions for the Denver 2 core?