Yes, the 4MB System Cache acts as an L4 for the CPU.
Related topics
| Topic | Replies | Views | Activity | |
|---|---|---|---|---|
| JetsonAGX Orin: System-level Cache | 5 | 208 | December 31, 2024 | |
| The specifications of the CPU cache in DRIVE AGX ORIN | 2 | 40 | November 6, 2024 | |
| Questions about cache addressing | 4 | 578 | August 30, 2023 | |
| Disable system-level cache | 2 | 20 | May 29, 2025 | |
| Read/Write Cache | 0 | 352 | July 3, 2019 | |
| Cache coherence of GPU | 3 | 113 | April 28, 2025 | |
| Metrics about sysmem access with L2 cache | 0 | 476 | February 9, 2022 | |
| Cache model and replacement policies for GPU memory | 4 | 3751 | December 30, 2019 | |
| Difference between L2 read/write transactions and L2_L1 read/write transactions ? | 3 | 1516 | August 28, 2019 | |
| Cache # and Slice # significance in an Xid 48 Message (Hopper) | 0 | 37 | April 8, 2025 |