If this is for hardware design part, “Jetson AGX Xavier Series PCIe Endpoint Design Guidelines Application Note” in below link might help. The design for this part is generic for Orin and Xavier.
Related topics
| Topic | Replies | Views | Activity | |
|---|---|---|---|---|
| Jetson AGX Xavier PCIe controllers configuration | 2 | 799 | October 18, 2021 | |
| Interfacing AGX Orin endpoint to an x86 PC using SRNS clocking | 2 | 301 | June 19, 2024 | |
| PCIe end point to root port | 2 | 799 | October 18, 2021 | |
| Can the C0/C4/C5（PCIE group） be configured as Endpoint? | 5 | 590 | October 18, 2021 | |
| Orin NX pcie clock free run | 2 | 496 | August 15, 2023 | |
| How to Configure PCie EndPoint Mode with PCie C4 on AGX Xavier | 4 | 573 | June 28, 2023 | |
| PCIe Endpoint Doc for AGX Orin | 3 | 627 | November 3, 2022 | |
| Does the PCIE EP device have to use the PCIE clock provided by the AGX module? | 2 | 649 | April 12, 2023 | |
| PCIe C4 endpoint mode on Orin NX | 12 | 140 | October 18, 2024 | |
| Jetson Orin NX PCIe x4 Endpoint Work with x1 Root port | 4 | 62 | October 11, 2024 |