I had a quick look at the ptx documentation (PTX ISA Version 1.4 p.77) and found the following:
“Shift amounts greater than the register width N are clamped to N.”
N.
Related topics
| Topic | Replies | Views | Activity | |
|---|---|---|---|---|
| >=32bit shift on 32bit integer | 5 | 1175 | October 12, 2021 | |
| Problem with left shift | 4 | 2996 | January 24, 2011 | |
| Unexpected result with 64-bit integer left-shift | 4 | 784 | April 7, 2022 | |
| Incorrect x86 instruction emitted by Emu nvcc Right-shift is broken! | 13 | 6243 | August 18, 2008 | |
| compiler bug? bit shift | 7 | 4530 | November 28, 2008 | |
| Functional Difference Emu vs. G80 (shift macro) | 6 | 6119 | April 26, 2007 | |
| Right/left shift operations for int4 | 0 | 1509 | March 12, 2011 | |
| Problem with left shift | 0 | 2696 | January 21, 2011 | |
| "Invalid local read" and local variable mysteriously changing to 0; what could be the cause? | 5 | 817 | February 28, 2022 | |
| How to tell nvcc that some `if` must diverge and stop trying to fuse previous statements into it? | 20 | 486 | March 3, 2024 |