Hi folks, how could I read/write cache L1 L2 and L3? Can I directly read and write it like the shared memory? Thanks.
Related topics
| Topic | Replies | Views | Activity | |
|---|---|---|---|---|
| Is it possible to partition l2 cache? | 2 | 21 | March 13, 2025 | |
| Write in Shared Memory before launch a kernel | 2 | 612 | May 13, 2015 | |
| Shared memory of SM | 1 | 395 | October 31, 2019 | |
| L1-L2-Global how to clearly describe their interaction for a given kernel | 3 | 2060 | April 15, 2012 | |
| Cache access characteristics | 0 | 586 | February 17, 2011 | |
| How to read/write surface memory using CUDA Driver API | 0 | 471 | November 25, 2017 | |
| How I garantee that a array goes to cache? | 4 | 1059 | December 16, 2014 | |
| L2 cache throughput | 2 | 1378 | March 10, 2016 | |
| Cache L1 and L2 Architecture Kepler | 2 | 3172 | December 30, 2019 | |
| Cache behavior when loading global data to shared memory in Fermi | 1 | 1007 | April 30, 2013 |