TK1 DDR3L Layout length

I found the design guide suggested the traces of DDR3L must add “DRAM Interface Package Delays”,but I also found the traces of DDR3L in the TK1 KIT were not added the package delays.
I wonder how should I do when I layout the traces.

Just follow design guide for a custom design.

Thank you