What is the test points layout of Nano carrier board(Model P3450, 180-13449-DAAFD-A02)

Is there PCB document to describe test points layout of Nano carrier board(Model P3450)?

The sch/pcb file of A02 is not released. Which TP points do you want to know? I can share some screenshot of that.

OK, I will summarize then post here.