Xavier agx & dp0 can not output for sony 4k screen

Hi
my xavier agx dp0 has not output for sony 4k screen.
this is kernel log.


15220000.nvdisplay is alway reconfigure.

My dts.
head2: nvdisplay@15220000 {
	status = "disabled";
	compatible = "nvidia,tegra194-dc";
	reg = <0x0 0x15220000 0x0 0x10000>;
	interrupts = <0 155 4>;

	iommus = <&smmu TEGRA_SID_NVDISPLAY>;
	iso-smmu;
	non-coherent;

	nvidia,dc-ctrlnum = <2>;
	nvidia,cmu-enable = <0x1>;

	clock-names = "nvdisplay_disp",
			  "nvdisplayhub", "nvdisplay_p0",
			  "nvdisplay_p1", "nvdisplay_p2",
			  "nvdisplay_p3", "pllp_display",
			  "pll_d", "plld2",
			  "plld3", "plld4",
			  "disp3_emc";
	clocks = <&bpmp_clks TEGRA194_CLK_NVDISPLAY_DISP>,
		 <&bpmp_clks TEGRA194_CLK_NVDISPLAYHUB>,
		 <&bpmp_clks TEGRA194_CLK_NVDISPLAY_P0>,
		 <&bpmp_clks TEGRA194_CLK_NVDISPLAY_P1>,
		 <&bpmp_clks TEGRA194_CLK_NVDISPLAY_P2>,
		 <&bpmp_clks TEGRA194_CLK_NVDISPLAY_P3>,
		 <&bpmp_clks TEGRA194_CLK_PLLP_OUT0>,
		 <&bpmp_clks TEGRA194_CLK_PLLD>,
		 <&bpmp_clks TEGRA194_CLK_PLLD2>,
		 <&bpmp_clks TEGRA194_CLK_PLLD3>,
		 <&bpmp_clks TEGRA194_CLK_PLLD4>,
		 <&bpmp_clks TEGRA194_CLK_EMC>;
	reset-names = "misc", "wgrp0", "wgrp1", "wgrp2",
			  "wgrp3", "wgrp4", "wgrp5", "head2";
	resets = <&bpmp_resets TEGRA194_RESET_NVDISPLAY0_MISC>,
		 <&bpmp_resets TEGRA194_RESET_NVDISPLAY0_WGRP0>,
		 <&bpmp_resets TEGRA194_RESET_NVDISPLAY0_WGRP1>,
		 <&bpmp_resets TEGRA194_RESET_NVDISPLAY0_WGRP2>,
		 <&bpmp_resets TEGRA194_RESET_NVDISPLAY0_WGRP3>,
		 <&bpmp_resets TEGRA194_RESET_NVDISPLAY0_WGRP4>,
		 <&bpmp_resets TEGRA194_RESET_NVDISPLAY0_WGRP5>,
		 <&bpmp_resets TEGRA194_RESET_NVDISPLAY0_HEAD2>;
	fb_reserved = <&fb2_reserved>;
	iommu-direct-regions = <&fb0_reserved &fb1_reserved
				&fb2_reserved &fb3_reserved>;

	pinctrl-names = "hdmi-dp0-dpd-disable", "hdmi-dp0-dpd-enable",
			"hdmi-dp1-dpd-disable", "hdmi-dp1-dpd-enable",
			"hdmi-dp2-dpd-disable", "hdmi-dp2-dpd-enable",
			"hdmi-dp3-dpd-disable", "hdmi-dp3-dpd-enable";
	pinctrl-0 = <&hdmi_dp0_dpd_disable>;
	pinctrl-1 = <&hdmi_dp0_dpd_enable>;
	pinctrl-2 = <&hdmi_dp1_dpd_disable>;
	pinctrl-3 = <&hdmi_dp1_dpd_enable>;
	pinctrl-4 = <&hdmi_dp2_dpd_disable>;
	pinctrl-5 = <&hdmi_dp2_dpd_enable>;
	pinctrl-6 = <&hdmi_dp3_dpd_disable>;
	pinctrl-7 = <&hdmi_dp3_dpd_enable>;
}; 
&head2 {
    status = "okay";
    nvidia,fb-bpp = <32>;
    nvidia,fbmem-size = <265420800>; /* 8K (7680*4320) 32bpp double buffered */
    nvidia,fb-flags = <TEGRA_FB_FLIP_ON_PROBE>;
    win-mask = <0x30>;
    nvidia,fb-win = <4>;
    nvidia,dc-connector = <&sor1>;
    nvidia,dc-flags = <TEGRA_DC_FLAG_ENABLED>;
    avdd_hdmi-supply = <&p2888_spmic_sd0>;
    avdd_hdmi_pll-supply = <&p2888_spmic_sd1>;
    vdd_hdmi_5v0-supply = <&p2822_vdd_hdmi_5v0>;
};


&sor0 {
    status = "okay";
    nvidia,active-panel = <&sor0_dp_display>;
};

&sor0_dp_display {
    status = "okay";
    nvidia,is_ext_dp_panel = <1>;
};

thanks!

Please rather ask in the AGX forum:
https://forums.developer.nvidia.com/c/agx-autonomous-machines/jetson-embedded-systems/jetson-agx-xavier/75

1 Like

This topic was automatically closed 14 days after the last reply. New replies are no longer allowed.