Hi, the mapping is Port[1] to [9] and [2] to [10]…as the same ‘RX1…’ in name.
Related topics
| Topic | Replies | Views | Activity | |
|---|---|---|---|---|
| S-parameters for Jetson Xavier NX | 8 | 396 | October 25, 2023 | |
| S-parameters and ibis models of Xavier module and chip | 9 | 808 | October 18, 2021 | |
| Design files of Jetson Xavier NX SOM module | 2 | 546 | October 31, 2023 | |
| Jetson Xavier IBIS Models | 8 | 554 | October 18, 2021 | |
| Orin S-parameter files unsymmetric (unidirectional connections) | 3 | 380 | March 19, 2024 | |
| Jetson Xavier NX IBIS and S-Parameter Models | 2 | 349 | October 18, 2021 | |
| Confusing Port/Pad/Lane/(U)PHY assignments in USB-Plattform Adaptation for Xavier NX | 6 | 1581 | October 18, 2021 | |
| How to change PEX_TX\RX 11(UPHY) from PCIE to USB3 port3 in Jetson Xavier NX | 5 | 378 | August 3, 2022 | |
| IBIS/S-Parameter 'Read me' | 3 | 822 | October 18, 2021 | |
| buffer models for USB2/3 and Ethernet for Jetson TX1 | 2 | 531 | October 18, 2021 |