Hi there, I’m going to design a base card that will house a Xavier NX over one of its PCIe interfaces. I’m not very well informed about electronic design, so I’m getting help from a colleague. We’ve got that the card can be used as a root port or an endpoint device. At this point, my colleague ha…

Xavier NX's PCIe interfaces / reference clocks

Robotics & Edge Computing Jetson & Embedded Systems Jetson Xavier NX

vidyas October 15, 2020, 7:31am 3

Your understanding is correct that when NX is operating as root port, it drives refclk for the endpoints and when it is operating as an end point, refclk needs to be supplied to it from the host where it would be connected to as an endpoint.

Topic		Replies	Views
Jetson Xavier NX's endpoint capabilities Jetson Xavier NX hw	6	830	October 18, 2021
NX PCIe Reference clock speed Jetson Xavier NX pcie	2	522	October 18, 2021
Xavier NX reference clock PCIe -output Jetson Xavier NX board-design	2	439	June 17, 2022
PCIe reference clock Jetson Orin NX pcie , board-design	4	308	May 14, 2024
Does xavier nx support separate clock configuration for PCIe？ Jetson Xavier NX kernel , board-design	4	1090	November 17, 2021
PCIe in Xavier NX Jetson Xavier NX pcie , board-design	3	1537	October 18, 2021
Does the PCIE EP device have to use the PCIE clock provided by the AGX module? Jetson AGX Xavier board-design	2	649	April 12, 2023
PCIE RC Use external reference clock Jetson AGX Xavier pcie	2	841	June 10, 2022
Can The Jetson Xavier NX be cofigured as Pcie Endpoint in x1 Mode? Jetson Xavier NX pcie	4	510	January 6, 2022
Jetson AGX Xavier as PCIe Root Port - REFCLK question Jetson AGX Xavier	2	838	June 21, 2019

Xavier NX's PCIe interfaces / reference clocks

Related topics