We have custom carrier board with a 4 lane PCIe bus between an Xavier Jetson GPU and a Gen3 PCIe switch (PM8573). We have not been successful to meet our goal to have the link train to Gen3. When both the GPU and the PCIe switch are set to a maximum rate of Gen3, the link training reverts back to Ge…

Xavier PCIE Link Training problem

Robotics & Edge Computing Jetson & Embedded Systems Jetson AGX Xavier

k-hamada July 11, 2022, 11:20am 12

Hi, Mr. thomas.gould

I strongly recommend you to check the signal integrity once more especially in the return path from PCIe switch PM8573 to Xavier. And also check the power line of PM8573 if it has enough low impedance.

Topic		Replies	Views
NVIDIA AGX Xavier - PCIe link is established randomly Jetson AGX Xavier pcie	3	515	February 19, 2024
AGX Xavier PCIe PEX_CLK5 REFCLK Control Jetson AGX Xavier pcie , board-design	3	946	April 30, 2022
PCIe Link Speed Issue Jetson AGX Xavier pcie , fpga	11	855	July 12, 2023
SOM link training to start from PCIe Gen 4 directly to shorten the time Jetson AGX Xavier pcie	2	293	October 11, 2023
PCIe link not established in gen4 Jetson AGX Xavier pcie	4	601	October 18, 2021
How to check the PXIe port is running GEN2 or GEN3? Jetson TX1	5	10500	October 18, 2021
How to disable PCIe compliance pattern Jetson AGX Xavier pcie	2	30	January 24, 2025
PCIE of AGX Xavier Jetson AGX Xavier hw , board-design	2	447	October 18, 2021
PCIE for jetson xavier Jetson AGX Xavier pcie	19	542	January 17, 2024
PCIe Device - No Link Jetson AGX Xavier	29	4545	September 15, 2021

Xavier PCIE Link Training problem

Related topics