Hi Folks, We are configuring an AGX Orin with a custom carrier to use PCIE C5 and C7 as endpoints. We are running Jetpack 5.1.2. We have been following the references: Enable PCIE in a Custom CVB PCIE Link Up Failure and a host of forum posts. As far as we can tell, we are doing nothing interes…

Hi, Your software device tree must match the ODMDATA configuration in design guide. Even if you only have 4 lane, if ODMDATA says it is x8 configuration, then you have to use x8 configuration in DT.

Sorry for the late response, have you managed to get issue resolved or still need the support? Thanks

Hi kayccc- We have not resolved the issue and would appreciate any suggestions you can provide. Thanks, Sam

Are you able to test this on Orin AGX Devkit?

Yes, we are testing it on DevKit now, and will let you know the results.

@WayneWWW We were able to try endpoint mode with a devkit and ran into the same error. We flashed a devkit with JP5.1.2 and the following key configurations. In tegra234-p3701-0000-p3737-0000.dts pcie_ep@141a0000 { status = "okay"; num-lanes = <8>; …

Hi, Actually I just wonder another point here. Did you remember to configure the ODMDATA?

Yes, we think so. We added a line to jetson-agx-orin-devkit.conf: ODMDATA="gbe-uphy-config-22,hsstp-lane-map-3,nvhs-uphy-config-1,hsio-uphy-config-0,gbe0-enable-10g"; This should set Controller 5 to endpoint, correct? I am always worried about an off-by-one index error. I should also say that we…

@WayneWWW Yes, we flash with the correct ODMDATA setting. We were able to spend some time with the devkits, and we tried something unusual: we ignored the errors. Even though the console has a handful of errors, the pcie_ep@141a0000 actually initialized correctly. The Errors: root@orin-840:~# …

We flipped the sense of the ports, turned C5 into the rootport and C7 into the endpoint. We receive the same error on the endpoint. This changes the sense of the question: any body have an idea what could be causing an error like: PCIe controller is not set to EP mode (hdr_type:0x7f)! ? Thanks…

Just to clarify. You should just focus one one endpoint to make it work first. For example, if you can make it work on devkit C5, then focus on bring up C5 on your board first. But not keep switching between C5 or C7. The ODMDATA for C7 is not same for C5 either. I guess you set it wrong again.

AGX Orin, JP5.1.2 and PCIE Endpoint Troubleshooting

Robotics & Edge Computing Jetson Systems Jetson AGX Orin

WayneWWW November 14, 2023, 3:56pm 17

Just a reminder that it would be better to use the rel-35.4.1 uefi version to match the one you are going to use in the end.

Please also dump the NV devkit endpoint UEFI log with UPHY config is set

PCIe communication between 2 jetson agx orin industrials

Topic		Replies	Views
AGX Orin PCIe Endpoint Mode Jetson AGX Orin pcie , jetson	27	841	January 22, 2025
PCIE-EP mode in AGX orin Jetson AGX Orin pcie , board-design	63	2000	September 20, 2024
Connecting AGX Orin (PCIe EP mode) to non-NVIDIA AP via PCIe Jetson AGX Orin pcie , board-design	20	508	March 16, 2026
Jetson AGX Orin Endpoint Mode - nothing is working, HELP! Jetson AGX Orin pcie	8	249	October 29, 2025
PCIe ep Test Fail on AGX orin:RP DMA address is null .Version:R36.3 Jetson AGX Orin pcie	14	526	November 21, 2024
Enabling Orin Dev Kit PCIe EP mode Jetson AGX Orin pcie	22	6451	December 20, 2022
PCIe Endpoint Mode Jetson AGX Orin pcie , chinese	37	1439	July 22, 2024
Jetson Orin, JP5.1.2 and PCIE EP(c5) Error Jetson AGX Orin pcie , board-design	23	1027	January 22, 2024
Confused the detail about how flash EndPoint Mode Jetson Orin NX pcie , reflash	22	396	February 5, 2026
Configuring C5 controller as PCIe EP Jetson AGX Orin pcie	5	750	May 23, 2024

AGX Orin, JP5.1.2 and PCIE Endpoint Troubleshooting

Related topics