To quickly answer your question, PCIe C4 and PCIe C7 use different PLLs.
SSC is enabled by default on the Jetson PCIe reference clock, so please confirm whether the FPGA endpoint supports SSC.
Also, please confirm whether the 100 MHz reference clock is supplied by the Jetson Orin Nano module in Common Clock mode.