Each bank of shared memory is 8 byte wide like Kepler Architecture or is 4 byte wide?
Note: I don’t mean to access mode, but physical Width of each bank.
Thank you.
Each bank of shared memory is 8 byte wide like Kepler Architecture or is 4 byte wide?
Note: I don’t mean to access mode, but physical Width of each bank.
Thank you.
Thanks a lot.