Endpoint: Jetson AGX Orin on custom carrier, R35.6 Root: Jetson AGX Orin on custom carrier, R35.6 Hello : I successfully modified PCIe bar0_size from 64KB to 64MB by making the following changes: Modify the CONFIG_CMA_SIZE_MBYTES parameter in the EP kernel defconfig from 64 to 128; Modify t…

Hi, If you are designing a custom base board, then it means some adaptation configurations are needed. Otherwise, your board may not work fine. For Orin AGX series, you could refer to below document https://docs.nvidia.com/jetson/archives/r36.3/DeveloperGuide/HR/JetsonModuleAdaptationAndBringUp/…

Yes, the above operations have been done and checked.

The ranges cannot be changed. If you change the BAR0_SIZE in EP driver to SZ_2G but it cannot work, it means this does not support to 2G BAR0 size.

That Xavier thing is also just a test patch. Not official support. AMAP per controller must be within a fixed range so you cannot configure that “ranges” randomly.

Could you please help provide an unofficial supported “test patch” for AGX Orin?

Already checked with internal team before, no support for this.

OK, thank you. In addition, besides using bar0, is there any other way to use PCIe to transfer large amounts of data? Now bar0_size is only 64MB, which is too small.

Hi, Our team has once enlarged the BAR0 size to 512M by just changing BAR0_SIZE in driver. What error happened on your side that can only enable 64M?

This patch for jetpack5. You may try it first. diff --git a/kernel/nvidia/drivers/pci/endpoint/functions/pci-epf-nv-test.c b/kernel/nvidia/drivers/pci/endpoint/functions/pci-epf-nv-test.c index 1959c8402..e21913418 100644 --- a/kernel/nvidia/drivers/pci/endpoint/functions/pci-epf-nv-test.c +++ b/k…

Increasing size of BAR0 to 2GB in Endpoint Mode

Robotics & Edge Computing Jetson Systems Jetson AGX Orin

Bryan_Zhong November 29, 2024, 9:44am 6

I saw another post in the forum, he used Jetson AGX Xavier as EP and x86 pc as RP:
https://forums.developer.nvidia.com/t/increasing-size-of-bar0-in-endpoint-mode/232498
Why can AGX Xavier modify bar0_size, but AGX Orin can’t?

Topic		Replies	Views
Agx-Orin: PCIe RP could read ram memory after increasing aperture size for mapping non-prefetchable BARs of endpointson RP Jetson AGX Orin pcie , kernel	4	275	November 21, 2024
Increasing size of BAR0 in Endpoint Mode on Jetson Orin Jetson AGX Orin	3	145	August 9, 2024
How do I increase size of BAR0 in Endpoint Mode on Orin NX Jetson Orin NX pcie	15	713	April 29, 2024
Increasing size of BAR0 in RP Mode on AGX Orin Jetson AGX Orin pcie	2	187	August 9, 2024
Increasing size of BAR0 in Endpoint Mode Jetson AGX Xavier pcie	2	2012	November 3, 2022
How to modify BAR size in Jetson Orin PCIe endpoint mode Jetson AGX Orin pcie	5	843	July 12, 2023
In PCIe endpoint and rootpoint modes, after increasing the BAR0 SIZE, how to test the data communication? Jetson AGX Orin pcie	1	569	August 9, 2023
The two agx orins communicate via pcie: BAR 0: no space for [mem size 0x08000000] Jetson AGX Orin pcie	1	136	December 4, 2024
Xavier Endpoint increase the BAR size to 2G B Jetson AGX Xavier pcie	1	402	December 25, 2023
Xavier Endpoint increase the BAR size to 2G B Jetson AGX Xavier pcie	2	633	December 25, 2023

Increasing size of BAR0 to 2GB in Endpoint Mode

Related topics