Dear @iversonkamp ,
Please see Can the data in different sectors(32B) in a L1 cache line (128B) of the Ampere architecture come from non-consecutive memory addresses?.
After 8 iterations, I expect there will be a cache miss and data fetched from L2 cache