Please provide the following info (check/uncheck the boxes after clicking “+ Create Topic”): Software Version DRIVE OS Linux 5.2.0 DRIVE OS Linux 5.2.0 and DriveWorks 3.5 NVIDIA DRIVE™ Software 10.0 (Linux) NVIDIA DRIVE™ Software 9.0 (Linux) other DRIVE OS version other Target Operatin…

Dear @aniruddha.nadgouda , Currently, As you used, DW socket API is the way to communicate across two xaviers. Do you see any issue?

Inter chip communication on NVIDIA DRIVE™ Software 10.0 (Linux)

VickNV August 18, 2021, 7:22pm 19

Sorry for my reply isn’t clear. I meant C2C isn’t available in devzone releases.

PCIe Xavier to Xavier communication

Topic		Replies	Views
NvSciIpc for Chip-to-Chip communication DRIVE AGX Xavier General driveos-nvstreams	4	1389	October 12, 2021
PCIe Xavier to Xavier communication DRIVE AGX Xavier General driveos-io	18	1905	October 12, 2021
NvStreams communication crossing XavierA/B DRIVE AGX Xavier General driveos-nvstreams	6	1119	January 12, 2022
NvSciIpc INTER_CHIP hardware requirements Jetson AGX Orin documentation	5	678	August 26, 2022
Xavier_2 as PCIe end point DRIVE AGX Xavier General	4	934	October 12, 2021
IPC communication between Xavier SOC and MCU(Aurix TCxxx) DRIVE AGX Xavier General driveos-mcu	1	1027	February 25, 2022
C2C, DDS and NvSciIPC DRIVE AGX Xavier General	5	1754	October 12, 2021
How to establish NvSciC2cPcie communication using buffers allocated to GPU DRIVE AGX Orin General driveos-io	12	1595	June 27, 2023
Documentation about interoperating between Xavier A and Xavier B DRIVE AGX Xavier General drive-misc	4	732	October 12, 2021
How another CPU communicate with Xavier through PCIE? (Solved) Jetson AGX Xavier	30	8805	October 18, 2021