I am working on a custom carrier board with a Jetson Orin Nano and JetPack 6.2.2. I need to control the backlight PWM of a Riverdi 7" HDMI display using GP_PWM7 / SODIMM 206 / SOC_GPIO19_PG6.
GPIO6 is used as the pushbutton input, and each detected button press should increment the duty cycle of the PWM output on GPIO07 (GP_PWM7), with the PWM driving the LCD backlight brightness.
The pinmux spreadsheet configuration is:
-
SODIMM: 206
-
Signal: GPIO07 (PWM)
-
Customer Usage: GP_PWM7
-
Direction: Output
-
Initial State: **Drive 0
**
soc_gpio19_pg6 {
nvidia,pins = “soc_gpio19_pg6”;
nvidia,function = “gp”;
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
nvidia,tristate = <TEGRA_PIN_DISABLE>;
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
nvidia,lpdr = <TEGRA_PIN_DISABLE>;
};I am using: tegra234-mb1-bct-pinmux-p3767-dp-a03.dtsi
The PWM controller corresponding to PWM7 appears as:
pwmchip3
32e0000.pwm
driver: tegra-pwmPWM sysfs works correctly. For example:
echo 1000000 | sudo tee /sys/class/pwm/pwmchip3/pwm0/period
echo 100000 | sudo tee /sys/class/pwm/pwmchip3/pwm0/duty_cycle
echo 1 | sudo tee /sys/class/pwm/pwmchip3/pwm0/enable
sudo cat /sys/kernel/debug/pwmSHOWS:
platform/32e0000.pwm, 1 PWM device pwm-0 (sysfs): requested enabled period: 1000000 ns duty: 100000 nsChanging the duty cycle to 800000 ns also changes the PWM controller register.
The PADCTL register for PG6 is:
PADCTL_G4_SOC_GPIO19_0
0x02434080
Current Value : 0x00000400I also checked the GP_PWM7 tristate-related bits referenced in the NVIDIA BCT configuration. The
0x30bits are already clear.The main issue seems to be that the PWM output is not reaching SOC_GPIO19_PG6 / SODIMM 206.
Could someone from NVIDIA please clarify the correct Tegra234 pinmux/BCT configuration for GP_PWM7 (
32e0000.pwm) to drive GPIO07 / SODIMM 206 (SOC_GPIO19_PG6)?Since the PWM controller is working through
/sys/class/pwm, but the PWM output is not reaching the physical PG6 pin, could anyone please confirm whether any additional MB1 BCT, PADCTL, pinmux, or device-tree configuration is required to establish this PWM output-to-pad routing?
**
**