How are you saying that the SSC is not disabled. From the programming point of view and the register value looks fine and with that setting, SSC is expected to be disabled.
Related topics
| Topic | Replies | Views | Activity | |
|---|---|---|---|---|
| PCIe not being recognized | 5 | 2086 | October 18, 2021 | |
| USB lane mapping config 1 on TX2 Dev Kit board | 20 | 1517 | October 18, 2021 | |
| USB 3.0 MiniPCIe not detected | 10 | 1308 | October 18, 2021 | |
| TX2 using PCIx1 Instead of USB3 default (Config 1) | 26 | 6096 | October 1, 2019 | |
| PCIe 2.0 on TX2 Not Meeting Specifications! | 8 | 4469 | June 25, 2019 | |
| PCIe adoptation | 58 | 703 | July 2, 2024 | |
| How to pull up the PCIe_RST on TX2 | 17 | 2003 | October 18, 2021 | |
| How to configure pcix1 in tx2i | 16 | 2517 | November 5, 2019 | |
| Activate configuration 6 (UPHY lane assignments) on custom TX2i board | 24 | 1083 | October 18, 2021 | |
| PCIe Device - No Link | 29 | 4395 | September 15, 2021 |