Hi,I found another post that had a somewhat similar situation to what I described, although he was using an ethernet interface:
Related topics
Topic | Replies | Views | Activity | |
---|---|---|---|---|
How to change the number of PCIe lanes(from Width x1 to Width x8) | 10 | 2679 | December 7, 2022 | |
Orin Dev Kit Ethernet over PCIe EP performance | 4 | 1890 | March 31, 2023 | |
Fail to Testing Bidirectional Data Transfer | 10 | 980 | November 18, 2022 | |
AGX Orin Devkit PCIE bandwidth test | 6 | 1115 | February 21, 2024 | |
Agx-Orin: PCIe RP could read ram memory after increasing aperture size for mapping non-prefetchable BARs of endpointson RP | 4 | 74 | November 21, 2024 | |
PCIe Bandwith issue with Lan adapter | 3 | 665 | October 18, 2021 | |
PCIE test probelem | 10 | 732 | January 22, 2025 | |
PCIe C5 x8 Link Speed Check | 7 | 997 | December 14, 2022 | |
PCIe EP/RP speedtest for virtual network and DMA | 7 | 772 | December 13, 2023 | |
Enabling Orin Dev Kit PCIe EP mode | 22 | 5680 | December 20, 2022 |