We are doing a custom PCB design with GMSL cameras, I wonder if there is a proper way to set the nvcsi clock, maybe in device tree or kernel instead of just maxize and lock the nvcsi clock in debugfs of bpmp?
Related topics
| Topic | Replies | Views | Activity | |
|---|---|---|---|---|
| Can't stream with V4L2 without overriding nvcsi clock | 18 | 1220 | November 3, 2023 | |
| Camera Master clock | 22 | 292 | November 12, 2025 | |
| AGX开发板 + jetpack4.6+nvcsi CLK+cphy | 9 | 1449 | December 8, 2021 | |
| Bad interaction on nvcsi clock with two different sensors on the same TX2 board | 32 | 1658 | October 18, 2021 | |
| Where or How can I define the CSI CLK0 clock frequency at TX2 dts file? | 2 | 578 | October 18, 2021 | |
| How to change nvcsi setting (such as cil_settletime,lane num) after kernel boot? | 8 | 838 | May 9, 2023 | |
| CSI signal question | 2 | 535 | January 5, 2022 | |
| Issues with MAX96716A deserializer + 4‑lane GMSL: clock / pix_clk / serdes_pix_clk mismatch | 19 | 368 | January 20, 2026 | |
| Boosted CSI clock | 2 | 558 | October 18, 2021 | |
| Error bringup board CHANSEL_NOMATCH | 11 | 298 | June 19, 2024 |