Hi AGX Orin developers, I am looking for the timing from SYS_Vin_HV about to rise state to VDDin_PWR_BAD_N High state as AGX Orin design guide DG-10653-001_v1.1 | June 2022 depicts in Figure 5-2 on page 29. I am also looking for the rise time of SYS_Vin_HV. Thanks for your help.

AGX Orin Timing from SYS_Vin_HV about to rise state to VDDin_PWR_BAD_N

Trumany August 10, 2022, 5:49am 5

Topic		Replies	Views
VCC_SRC and VCC_SRC_FET on Orin Carrier board Jetson AGX Orin board-design	9	1078	August 31, 2022
Power on conditions Jetson AGX Orin board-design	5	1007	September 7, 2022
VDDIN_PWR_BAD_N Signal issue Jetson AGX Orin hw , board-design , power-on , level2	26	207	July 1, 2025
Jetson Orin Power On Sequence Jetson AGX Orin board-design , kb	4	606	April 26, 2023
SYS_VIN_HV / MV Sequence Jetson AGX Orin board-design	4	854	September 19, 2022
VDDIN_PWR_BAD_N Use Case Jetson AGX Orin board-design	2	43	February 5, 2025
Power sequence and timing for SYS_HV and SYS_MV Jetson AGX Xavier power	4	899	October 18, 2021
AGX orin VDDIN_PWR_BAD_N and MODULE_PWR_ON Jetson AGX Orin hw , board-design , level2	6	50	July 15, 2025
SYS_VIN_HV / MV Sequence Jetson AGX Orin hw , board-design	12	907	May 31, 2023
Sequence between SYS_VIN_MV/HV Jetson AGX Orin hw , board-design	3	542	April 5, 2023