Hi AGX Orin developers, I am looking for the timing from SYS_Vin_HV about to rise state to VDDin_PWR_BAD_N High state as AGX Orin design guide DG-10653-001_v1.1 | June 2022 depicts in Figure 5-2 on page 29. I am also looking for the rise time of SYS_Vin_HV. Thanks for your help.

AGX Orin Timing from SYS_Vin_HV about to rise state to VDDin_PWR_BAD_N

Trumany August 10, 2022, 5:49am 5

Topic		Replies	Views
VCC_SRC and VCC_SRC_FET on Orin Carrier board Jetson AGX Orin board-design	9	1142	August 31, 2022
Power on conditions Jetson AGX Orin board-design	5	1053	September 7, 2022
Power sequence and timing for SYS_HV and SYS_MV Jetson AGX Xavier power	4	938	October 18, 2021
About the Power Up Sequence Jetson TX1	2	583	October 18, 2021
SYS_VIN_HV / MV Sequence Jetson AGX Orin board-design	4	916	September 19, 2022
Jetson Orin Power On Sequence Jetson AGX Orin board-design , kb	4	647	April 26, 2023
Power Sequencing Jetson AGX Xavier	2	744	October 18, 2021
Xaiver power up sequence Jetson AGX Xavier board-design	7	832	May 4, 2022
Button Power-on Circuitry - OEM Design guide and P2822_B03 Schematic Jetson AGX Xavier	8	1348	October 18, 2021
Carrier without detect VIN_PWR_BAD Jetson TX2	6	977	October 18, 2021