For example, please refer to Chapter 23. General Layout Guidelines, Chapter 24. Stack-Ups and then 10.1 CSI D-PHY Design Guidelines and 10.2 CSI C-PHY Design Guidelines in Log in | NVIDIA Developer . Although, these are for FR4 PCB, same principles apply for FPC. Please also consult with your FPC/PCB vendor.
Related topics
| Topic | Replies | Views | Activity | |
|---|---|---|---|---|
| Jetson Orin NX pin mux | 2 | 37 | September 18, 2024 | |
| Desgin MIPI 2 lane on Orin NX | 2 | 272 | January 30, 2024 | |
| Orin Nano 4lane MIPI-CSI-2 CLK | 3 | 619 | October 31, 2023 | |
| Configuring the UPHY Lane | 2 | 466 | January 30, 2024 | |
| Hardware board-design PCIe x8 (C5) design Question | 6 | 48 | July 16, 2024 | |
| M.2 carrier board schematic | 4 | 114 | September 16, 2024 | |
| Design Verification Orin NX custom carrier | 2 | 38 | August 6, 2024 | |
| 3 * 4 MIPI CSI driver for Xavier NX production board | 2 | 389 | October 18, 2021 | |
| D-phy 4lane porting for designing interposer board (Jetson Orin) | 2 | 30 | January 28, 2025 | |
| Jetson Orin NX 4x 2-lane | 3 | 26 | April 9, 2025 |