I re-created a topic here How to disable Orin PCIe common Refclk and enable separate refclk (SRIS/SRNS)
Related topics
| Topic | Replies | Views | Activity | |
|---|---|---|---|---|
| How to disable Orin PCIe common Refclk and enable separate refclk (SRIS/SRNS) | 17 | 2006 | August 29, 2023 | |
| Keeping REFCLK signal alive from an otherwise idle PCIe port | 5 | 578 | June 26, 2023 | |
| Orin AGX SRNS clocking | 14 | 1659 | September 1, 2023 | |
| Jetson AGX Orin PCIE Compliance test | 4 | 1072 | March 29, 2023 | |
| Proper SRNS PCIe implementation Jetson AGX Orin | 4 | 337 | November 15, 2024 | |
| Keep PCIe Reference Clock Active for pcie@141a0000 on Jetson AGX Orin (L4T 36.4.0) | 3 | 129 | July 23, 2025 | |
| AGX Orin developer kit PCIe clock reference output | 2 | 471 | October 25, 2023 | |
| SRNS for Jetson Orin AGX on Rel 36.3 | 2 | 89 | June 5, 2025 | |
| Orin AGX 100MHz PCIe reference clock | 8 | 509 | April 12, 2024 | |
| Dose JETSON ORIN NX module support tuning the swing of PCIE CLK | 2 | 81 | May 28, 2025 |