Level shift is necessary, you can refer to Xavier carrier board P2822 schematic in DLC for detail info. For other platforms, please also refer their reference designs in DLC.
Related topics
| Topic | Replies | Views | Activity | |
|---|---|---|---|---|
| SPI communication of SPE-FW in r35.3.1 may have two bugs | 13 | 1076 | May 31, 2023 | |
| How to modify continuous clock of spi to non-continuous clock on agx xavier? | 4 | 682 | October 18, 2021 | |
| AGX SPI clock limits | 2 | 706 | September 19, 2021 | |
| Jetson SPI communication time too long | 21 | 1703 | October 17, 2021 | |
| Jetson AGX Xavier CS and Clock Cycle configuration | 3 | 846 | May 31, 2022 | |
| SPI clocks delay between Chip select low and SPI clock | 3 | 1302 | July 12, 2021 | |
| How to configure SPI2 as a slave? | 41 | 3386 | October 5, 2021 | |
| Xavier NX spi cs problems and timing | 9 | 1779 | March 21, 2023 | |
| How to set the time delay of SPI while sending data | 10 | 1041 | October 18, 2021 | |
| Xavier SPI clock speed change | 4 | 1097 | December 22, 2021 |