Is there some documentation that says how to modify the ODMDATA bits to change the UPHY lane mappings? In particular I’d like to enable UPHY4 for USB3, and don’t really care what happens to the other lanes that were assigned to the M2 PCIE port.
Related topics
| Topic | Replies | Views | Activity | |
|---|---|---|---|---|
| Please help me confirm the value of ODMDATA | 2 | 925 | October 18, 2021 | |
| UPHY configuration using ODMDATA | 2 | 635 | February 19, 2024 | |
| UPHY configuration for USB on HSIO L7 | 8 | 39 | February 26, 2025 | |
| how to change lane alloted to UPHY in bpmp-dtb for tx2i, instead of using ODMDATA | 1 | 432 | September 11, 2019 | |
| ODMDATA for UPHY lanes | 6 | 1511 | October 18, 2021 | |
| Three PCIe*1 (C1, C2, C3) | 4 | 546 | October 18, 2021 | |
| Device tree for four USB 3 ports on AGX | 2 | 383 | October 18, 2021 | |
| How to support 10G and 1G network interface at the same time? | 4 | 524 | December 21, 2022 | |
| USB 3.1 enable at Uphy #4 | 4 | 554 | October 18, 2021 | |
| Jetson AGX 8GB ,can I change the USB port? | 3 | 340 | May 10, 2023 |