There are USB0~2 for USB2.0 and USBSS0~2 for USB3.2. Why not USB0+USBSS0 for the Type-C port in P3768-A04?
P3768-A04 also uses USB1 + USBSS0 to connect the USB hub, and USB2 D_N/P are allocated to M2E.BT.
Is there any partitcular reason for this interleaved design, or just to demonstrate the flexibility of USBx + USBSSy combinations?
If I would like to design a custom board with 3 USB3.2 ports, could I use USBx+USBSSx, while reallocating ME.BT to PCIE1_RX0/TX0? What chores should I be aware of? Thanks!