Fb0: Head0->SOR2->HDMI to fb0: Head0->SOR2->DP

Hi,
we want to use the HDMI Port of the Jetson Xavier AGX on the devkit as a Display Port Connector on a Custom board.

We use a Jetson AGX Industrial

we changed following things in the devicetree:

in tegra194-p2822-disp.dtsi
before:

&head0 {
status = “okay”;
nvidia,fb-bpp = <32>;
nvidia,fbmem-size = <265420800>; /* 8K (7680*4320) 32bpp double buffered /
nvidia,fb-flags = <TEGRA_FB_FLIP_ON_PROBE>;
win-mask = <0x3>;
nvidia,fb-win = <0>;
nvidia,dc-connector = <&sor2>;
nvidia,dc-flags = <TEGRA_DC_FLAG_ENABLED>;
avdd_hdmi-supply = <&p2888_spmic_sd0>; /
1v0 /
avdd_hdmi_pll-supply = <&p2888_spmic_sd1>; /
1v8 /
vdd_hdmi_5v0-supply = <&p2822_vdd_hdmi_5v0>; /
5v0 */

after:

&head0 {
status = “okay”;
nvidia,fb-bpp = <32>;
nvidia,fbmem-size = <265420800>; /* 8K (7680*4320) 32bpp double buffered */
nvidia,fb-flags = <TEGRA_FB_FLIP_ON_PROBE>;
win-mask = <0x3>;
nvidia,fb-win = <0>;
nvidia,dc-connector = <&sor2>;
nvidia,dc-flags = <TEGRA_DC_FLAG_ENABLED>;
vdd-dp-pwr-supply = <&p2888_spmic_sd0>;
avdd-dp-pll-supply = <&p2888_spmic_sd1>;
vdd-edp-sec-mode-supply = <&battery_reg>;
vdd-dp-pad-supply = <&battery_reg>;
vdd_hdmi_5v0-supply = <&p2822_vdd_hdmi_5v0>;

and

before:

&sor2 {
status = “okay”;
nvidia,active-panel = <&sor2_hdmi_display>;
};

&sor2_hdmi_display {
status = “okay”;
disp-default-out {
nvidia,out-flags = <TEGRA_DC_OUT_HOTPLUG_LOW>;
};
};

after:

&sor2 {
status = “okay”;
nvidia,active-panel = <&sor2_dp_display>;
};

&sor2_dp_display {
status = “okay”;
nvidia,is_ext_dp_panel = <1>;
};

at the other dp ports the dp_aux pin triggers. For the SOR2 the dp_aux pin does not work and the Monitor does not connect at all.

What do we have to change?

Please check the pinmux as well.

i did the changes in the pinmux and checked the gererated devicetree parts but it didnt solve the problem

The generated one should be cfg file in the end but not just device tree. Is this also checked your side?

what do you mean? if i click “generate DT File” it generates following files:

  • tegra19x-jetson_agx_xavier_industrial-gpio-default.dtsi
  • tegra19x-jetson_agx_xavier_industrial-padvoltage-default.dtsi
  • tegra19x-jetson_agx_xavier_industrial-pinmux.dtsi

theres no cfg file.

Xaiver is not using these dtsi for pinmux directly. That is why you have lots of “cfg” file in your Linux_for_Tegra/bootloader when your board gets flashed.

Please refer to Linux_for_Tegra/kernel/pinmux for the readme file.

You need to convert the dtsi file to cfg file by reading the readme. Then, replace the old cfg file under your Linux_for_Tegra/bootloader/t186ref.

when i do the changes
DP2_AUX_CH_P
DP2_AUX_CH_N

from i2c to DP_AUX_CH2_P, DP_AUX_CH2_N

there are no changes in the dtsi files or galen.cfg

You can think about this more easilty.

We already provided 2 DP ports and 1 HDMI port on devkit. Their pinmux is already defined in original pinmux cfg file… and their device tree is also defined…

So, if you want to set pin for DP, use our template of DP pin… and same rule for HDMI case…

If you pinmux is correct… then compare your device tree with the /proc/device-tree on devkit. For something like regulators…

This topic was automatically closed 14 days after the last reply. New replies are no longer allowed.