When 5.0.1 was the latest release, I read in a thread that the next version will support PCIe EP mode. From my understanding, that meant 5.0.2. I cannot see anything about EP mode in the release notes. So is EP mode supported yet?
Thanks
When 5.0.1 was the latest release, I read in a thread that the next version will support PCIe EP mode. From my understanding, that meant 5.0.2. I cannot see anything about EP mode in the release notes. So is EP mode supported yet?
Thanks
AGX Orin’s EP mode doc is over here:
Is there an updated document for AGX Orin specifically? I noticed a difference and am wondering if there are others that I have missed.
Are these the right connections to make on the Orin (C4 = RP | C5 = EP)?
PEX_CLK4_N/P → UPHY_REFCLK0_P/N
Is this correct? Are there any other differences that I should be aware of?
Thanks
Hi,
Since this is very similar/same to EP topics asked prior to pending GA release, hope the following still aligns well with theme of this EP topic.
Section “Enable PCIe in a Customer CVB Design”, could Nvidia provide sample tegra234-soc-pcie.dtsi (patch) for pcie_ep@141a0000 node with all the valid values populated for PCIe C5 EP connectivity to another Orin Dev Kit PCIe RP?
Section “Enabling the PCIe Endpoint on a Jetson AGX Orin Devkit” is identical for 141a0000.pcie_ep to Xavier described in https://developer.nvidia.com/embedded/dlc/jetson-agx-xavier-series-pcie-endpoint-software?
Is there an update for Orin to PCIe crossover cable described in https://developer.nvidia.com/embedded/dlc/jetson-agx-xavier-series-pcie-endpoint-design-guidelines-application-note?
Thanks.
This topic was automatically closed 14 days after the last reply. New replies are no longer allowed.