We have a carrier board that works with the Xavier NX.
We have looked on the Xavier to Orin migration and we checked check our design compared to the carrier board P3768_A04 design and schematic in DLC.
It looks like we did all OK however our boot process stops after power up.
What is the process of accessing the Orin IOs from power up until connecting to the monitor? That should help us solve the issue.
You mean that you have checked Jetson Orin Nano Series, Jetson Orin NX Series, and Jetson Xavier NX Series Interface Comparison & Migration Application Note and no issue found?
Which SW you flash on Orin NX?
Any log can be shared?
Yes this file and the Orin carrier schema.
The orin NX unit we used do boot on the Orin Nano NX and the Xavier NX dev kits.
Ido not know the exact version we used.
On our board it stops before accesing themouse or the HDMI monitor
It stops way befor acces to the disk (on USB) so we do not have any log file
Dump the UART log during the boot up process so we know what’s going on.
This is the log file we had
��
[0000.063] I> MB1 (version: 0.32.0.0-t234-54845784-57325615)
[0000.069] I> t234-A01-0-Silicon (0x12347) Prod
[0000.073] I> Boot-mode : Coldboot
[0000.076] I> Emulation:
[0000.078] I> Entry timestamp: 0x00000000
[0000.082] I> last_boot_error: 0x0
[0000.085] I> BR-BCT: preprod_dev_sign: 0
[0000.089] I> rst_source: 0x0, rst_level: 0x0
[0000.093] I> Task: Bootchain select WAR set (0x5000ba65)
[0000.098] I> Task: Enable SLCG (0x5000bab1)
[0000.102] I> Task: CRC check (0x5001ea19)
[0000.106] I> Task: Initialize MB2 params (0x5000cb51)
[0000.112] I> MB2-params @ 0x40060000
[0000.115] I> Task: Crypto init (0x5001d981)
[0000.119] I> Task: Secure debug controls (0x5000c0a9)
[0000.124] I> Task: strap war set (0x5000ba2d)
[0000.128] I> Task: Initialize SOC Therm (0x5001bd35)
[0000.133] I> Task: Program NV master stream id (0x5000c05d)
[0000.139] I> Task: Verify boot mode (0xd4820f1)
[0000.145] I> Task: Alias fuses (0x5001095d)
[0000.149] W> FUSE_ALIAS: Fuse alias on production fused part is not supported.
[0000.156] I> Task: Print SKU type (0x5000f5f1)
[0000.160] I> FUSE_OPT_CCPLEX_CLUSTER_DISABLE = 0x00000038
[0000.165] I> FUSE_OPT_GPC_DISABLE = 0x00000002
[0000.170] I> FUSE_OPT_TPC_DISABLE = 0x000000f0
[0000.174] I> FUSE_OPT_DLA_DISABLE = 0x00000000
[0000.178] I> FUSE_OPT_PVA_DISABLE = 0x00000000
[0000.182] I> FUSE_OPT_NVENC_DISABLE = 0x00000000
[0000.187] I> FUSE_OPT_NVDEC_DISABLE = 0x00000000
[0000.191] I> FUSE_OPT_FSI_DISABLE = 0x00000001
[0000.195] I> FUSE_OPT_EMC_DISABLE = 0x00000000
[0000.200] I> FUSE_BOOTROM_PATCH_VERSION = 0x7
[0000.204] I> FUSE_PSCROM_PATCH_VERSION = 0x7
[0000.208] I> FUSE_OPT_ADC_CAL_FUSE_REV = 0x2
[0000.212] I> FUSE_SKU_INFO_0 = 0xd3
[0000.215] I> FUSE_OPT_SAMPLE_TYPE_0 = 0x3 PS
[0000.220] I> FUSE_PACKAGE_INFO_0 = 0x2
[0000.223] I> SKU: Prod
[0000.225] I> Task: Boost clocks (0x500148a1)
[0000.229] I> Initializing PLLC2 for AXI_CBB.
[0000.234] I> AXI_CBB : src = 35, divisor = 0
[0000.238] I> Task: Voltage monitor (0x50014b49)
[0000.242] I> VMON: Vmon re-calibration and fine tuning done
[0000.248] I> Task: UPHY init (0x5000d065)
[0000.254] I> HSIO UPHY init done
[0000.257] E> Skipping GBE UPHY config
[0000.260] I> Task: Boot device init (0x50000be9)
[0000.265] I> Boot_device: QSPI_FLASH instance: 0
[0000.269] I> Qspi clock source : pllc_out0
[0000.273] I> QSPI Flash: Macronix 64MB
[0000.277] I> QSPI-0l initialized successfully
[0000.281] I> Task: TSC init (0x50020a4d)
[0000.285] I> Task: Load membct (0x50011fe9)
[0000.289] I> RAM_CODE 0x4000401
[0000.292] I> Loading MEMBCT
[0000.295] I> Slot: 0
[0000.297] I> Binary[0] block-0 (partition size: 0x40000)
[0000.302] I> get_binary_info: Binary name: MEM-BCT-0
[0000.307] I> Size of crypto header is 8192
[0000.311] I> BCH load address is : 0x40050000
[0000.315] I> Size of crypto header is 8192
[0000.319] I> BCH of MEM-BCT-0 read from storage
[0000.324] I> BCH address is : 0x40050000
[0000.328] I> MEM-BCT-0 header integrity check is success
[0000.333] I> Binary magic in BCH component 0 is MEM0
[0000.338] I> component binary type is 0
[0000.342] I> MEM-BCT-0 binary is read from storage
[0000.347] I> MEM-BCT-0 binary integrity check is success
[0000.352] I> Binary MEM-BCT-0 loaded successfully at 0x40040000 (0xe580)
[0000.358] I> RAM_CODE 0x4000401
[0000.364] I> RAM_CODE 0x4000401
[0000.368] I> Task: Load Page retirement list (0x500115b1)
[0000.373] I> Task: SDRAM params override (0x50011fc5)
[0000.378] I> Task: Save mem-bct info (0x50014fa1)
[0000.382] I> Task: Carveout allocate (0x50015005)
[0000.387] I> RCM blob carveout will not be allocated
[0000.392] I> ECC region[0]: Start:0x0, End:0x0
[0000.396] I> ECC region[1]: Start:0x0, End:0x0
[0000.400] I> ECC region[2]: Start:0x0, End:0x0
[0000.404] I> ECC region[3]: Start:0x0, End:0x0
[0000.409] I> ECC region[4]: Start:0x0, End:0x0
[0000.413] I> Non-ECC region[0]: Start:0x80000000, End:0x480000000
[0000.419] I> Non-ECC region[1]: Start:0x0, End:0x0
[0000.424] I> Non-ECC region[2]: Start:0x0, End:0x0
[0000.428] I> Non-ECC region[3]: Start:0x0, End:0x0
[0000.433] I> Non-ECC region[4]: Start:0x0, End:0x0
[0000.443] I> allocated(CO:31) base:0x478000000 size:0x8000000 align: 0x8000000
[0000.450] I> allocated(CO:43) base:0x474000000 size:0x4000000 align: 0x200000
[0000.457] I> allocated(CO:20) base:0x472000000 size:0x2000000 align: 0x2000000
[0000.464] I> allocated(CO:24) base:0x470000000 size:0x2000000 align: 0x2000000
[0000.471] I> allocated(CO:28) base:0x46e000000 size:0x2000000 align: 0x2000000
[0000.478] I> allocated(CO:22) base:0x46d000000 size:0x1000000 align: 0x1000000
[0000.485] I> allocated(CO:35) base:0x46c200000 size:0xe00000 align: 0x10000
[0000.492] I> allocated(CO:02) base:0x46b800000 size:0x800000 align: 0x800000
[0000.499] I> allocated(CO:03) base:0x46b000000 size:0x800000 align: 0x800000
[0000.506] I> allocated(CO:06) base:0x46a800000 size:0x800000 align: 0x800000
[0000.513] I> allocated(CO:10) base:0x46a000000 size:0x800000 align: 0x800000
[0000.520] I> allocated(CO:56) base:0x469800000 size:0x800000 align: 0x200000
[0000.527] I> allocated(CO:07) base:0x469400000 size:0x400000 align: 0x400000
[0000.533] I> allocated(CO:33) base:0x469000000 size:0x400000 align: 0x200000
[0000.540] I> allocated(CO:23) base:0x46c000000 size:0x200000 align: 0x200000
[0000.547] I> allocated(CO:01) base:0x468f00000 size:0x100000 align: 0x100000
[0000.554] I> allocated(CO:04) base:0x468e00000 size:0x100000 align: 0x100000
[0000.561] I> allocated(CO:05) base:0x468d00000 size:0x100000 align: 0x100000
[0000.568] I> allocated(CO:08) base:0x468c00000 size:0x100000 align: 0x100000
[0000.575] I> allocated(CO:09) base:0x468b00000 size:0x100000 align: 0x100000
[0000.582] I> allocated(CO:15) base:0x468a00000 size:0x100000 align: 0x100000
[0000.589] I> allocated(CO:17) base:0x468900000 size:0x100000 align: 0x100000
[0000.596] I> allocated(CO:27) base:0x468800000 size:0x100000 align: 0x100000
[0000.603] I> allocated(CO:42) base:0x468700000 size:0x100000 align: 0x100000
[0000.610] I> allocated(CO:54) base:0x468680000 size:0x80000 align: 0x80000
[0000.616] I> allocated(CO:34) base:0x468670000 size:0x10000 align: 0x10000
[0000.623] I> allocated(CO:47) base:0x468200000 size:0x400000 align: 0x200000
[0000.630] I> allocated(CO:72) base:0x468000000 size:0x200000 align: 0x10000
[0000.637] I> allocated(CO:48) base:0x468650000 size:0x20000 align: 0x10000
[0000.644] I> allocated(CO:69) base:0x468630000 size:0x20000 align: 0x10000
[0000.650] I> allocated(CO:49) base:0x468620000 size:0x10000 align: 0x10000
[0000.657] I> allocated(CO:50) base:0x468610000 size:0x10000 align: 0x10000
[0000.664] I> NSDRAM base: 0x80000000, end: 0x468670000
[0000.669] I> Task: Thermal check (0x50021d55)
[0000.673] I> max_chip_limit = 105
[0000.676] I> min_chip_limit = -28
[0000.679] I> max temp read = 30
[0000.682] I> min temp read = 28
[0000.685] I> Task: Update FSI SCR with thermal fuse data (0x50021e61)
[0000.692] I> Task: Enable WDT 5th expiry (0x50021a41)
[0000.696] I> Task: I2C register (0x50000b85)
[0000.701] I> Task: Reset FSI (0x500148b1)
[0000.704] I> Task: Pinmux init (0x5001397d)
[0000.709] I> skipped mmio_addr = 0x9240008
[0000.713] I> skipped mmio_addr = 0x9240000
[0000.717] I> skipped mmio_addr = 0x9240010
[0000.721] I> skipped mmio_addr = 0x9240018
[0000.724] I> skipped mmio_addr = 0x9240020
[0000.728] I> skipped mmio_addr = 0x9240030
[0000.732] I> skipped mmio_addr = 0x9240028
[0000.736] I> skipped mmio_addr = 0x9240038
[0000.740] I> skipped mmio_addr = 0x9240040
[0000.744] I> skipped mmio_addr = 0x9240048
[0000.748] I> skipped mmio_addr = 0x9241000
[0000.752] I> skipped mmio_addr = 0x9241008
[0000.756] I> skipped mmio_addr = 0x9241010
[0000.760] I> skipped mmio_addr = 0x9241018
[0000.764] I> skipped mmio_addr = 0x9241020
[0000.768] I> skipped mmio_addr = 0x9241028
[0000.772] I> skipped mmio_addr = 0x9241030
[0000.776] I> skipped mmio_addr = 0x9241038
[0000.780] I> skipped mmio_addr = 0x9241040
[0000.783] I> skipped mmio_addr = 0x9242000
[0000.787] I> skipped mmio_addr = 0x9242008
[0000.791] I> Task: Prod config init (0x50013ddd)
[0000.796] I> Task: Pad voltage init (0x50013a2d)
[0000.800] I> Task: Prod init (0x50013e21)
[0000.804] I> Task: Common rail init (0x50014575)
[0000.809] I> DONE: Thermal config
[0000.813] W> DEVICE_PROD: module = 13, instance = 4 not found in device prod.
[0000.821] I> DONE: SOC rail config
[0000.825] W> PMIC_CONFIG: Rail: MEMIO rail config not found in MB1 BCT.
[0000.831] I> DONE: MEMIO rail config
[0000.835] W> PMIC_CONFIG: Rail: GPU rail info not found in MB1 BCT.
[0000.841] I> DONE: GPU rail info
[0000.845] W> PMIC_CONFIG: Rail: CV rail info not found in MB1 BCT.
[0000.851] I> DONE: CV rail info
[0000.854] I> Task: Mem clock src (0x50011de9)
[0000.858] I> Task: Misc. board config (0x5001461d)
[0000.863] W> PMIC_CONFIG: Platform config not found in MB1 BCT.
[0000.869] I> Task: SDRAM init (0x50011ded)
[0000.873] I> SDRAM-params @ 0xd485000
[0000.876] I> MemoryType: 4 MemBctRevision: 1
[0000.883] I> MSS code-drop: NvBootSdramInit
[0000.887] I> MSS CAR: PLLM/HUB programming for MemoryType: 4 and MemBctRevision: 1
[0000.894] I> MSS CAR: PLLM/HUB programming for MemoryType: 4 and MemBctRevision: 1
[0000.902] I> MSS CAR: Init PLLM
[0000.905] I> MSS CAR: Init PLLHUB
[0000.910] I> Encryption: MTS: en, TX: en, VPR: en, GSC: en
[0000.921] I> mb1_sdram_init Done !
[0000.924] I> SDRAM Size in Total 0x400000000
[0000.928] I> Task: Dram Ecc scrub (0x500116f5)
[0000.933] I> Task: DRAM alias check (0x50011fbd)
[0000.951] I> Task: Program NSDRAM carveout (0x50015961)
[0000.957] I> NSDRAM carveout encryption is enabled
[0000.962] I> Program NSDRAM carveout
[0000.967] I> Task: Register checker (0x50011fc1)
[0000.974] I> Task: Enable clock-mon (0x50020a35)
[0000.980] I> FMON: Fmon re-programming done
[0000.984] I> Task: Mapper init (0x5001ef4d)
[0000.989] I> Task: SC7 Context Init (0x50020d3d)
[0000.995] I> Task: CCPLEX IST init (0x5000c925)
[0001.001] I> Task: CPU WP0 (0x5000bb15)
[0001.006] I> Loading MCE
[0001.009] I> Slot: 0
[0001.011] I> Binary[8] block-0 (partition size: 0x80000)
[0001.017] I> get_binary_info: Binary name: MCE
[0001.022] I> Size of crypto header is 8192
[0001.027] I> BCH load address is : 0x4003e000
[0001.032] I> Size of crypto header is 8192
[0001.037] I> BCH of MCE read from storage
[0001.041] I> BCH address is : 0x4003e000
[0001.046] I> MCE header integrity check is success
[0001.051] I> Binary magic in BCH component 0 is MTSM
[0001.057] I> component binary type is 8
[0001.061] I> Size of crypto header is 8192
[0001.067] I> MCE binary is read from storage
[0001.073] I> MCE binary integrity check is success
[0001.078] I> Binary MCE loaded successfully at 0x40000000 (0x2c880)
[0001.085] I> Size of crypto header is 8192
[0001.100] I> Size of crypto header is 8192
[0001.105] I> Sending WP0 mailbox command to PSC
[0001.115] I> Task: XUSB Powergate (0x50000b91)
[0001.120] I> Skipping powergate XUSB.
[0001.124] I> Task: MB1 fixed firewalls (0x5002006d)
[0001.135] W> Firewall readback mismatch
[0001.140] W> Firewall readback mismatch
[0001.148] W> Firewall readback mismatch
[0001.158] I> Task: Load bpmp-fw (0x500203c9)
[0001.163] I> Slot: 0
[0001.166] I> Binary[15] block-0 (partition size: 0x180000)
[0001.172] I> get_binary_info: Binary name: BPMP_FW
[0001.177] I> Size of crypto header is 8192
[0001.182] I> BCH load address is : 0x807fe000
[0001.187] I> Size of crypto header is 8192
[0001.192] I> BCH of BPMP_FW read from storage
[0001.196] I> BCH address is : 0x807fe000
[0001.202] I> BPMP_FW header integrity check is success
[0001.207] I> Binary magic in BCH component 0 is BPMF
[0001.213] I> component binary type is 15
[0001.217] I> Size of crypto header is 8192
[0001.232] I> BPMP_FW binary is read from storage
[0001.239] I> BPMP_FW binary integrity check is success
[0001.245] I> Binary BPMP_FW loaded successfully at 0x80000000 (0xfddc0)
[0001.253] I> Slot: 0
[0001.255] I> Binary[16] block-10000 (partition size: 0x400000)
[0001.262] I> get_binary_info: Binary name: BPMP_FW_DTB
[0001.267] I> Size of crypto header is 8192
[0001.272] I> BCH load address is : 0x807fc000
[0001.277] I> Size of crypto header is 8192
[0001.282] I> BCH of BPMP_FW_DTB read from storage
[0001.287] I> BCH address is : 0x807fc000
[0001.292] I> BPMP_FW_DTB header integrity check is success
[0001.298] I> Binary magic in BCH component 0 is BPMD
[0001.303] I> component binary type is 16
[0001.308] I> Size of crypto header is 8192
[0001.314] I> BPMP_FW_DTB binary is read from storage
[0001.320] I> BPMP_FW_DTB binary integrity check is success
[0001.326] I> Binary BPMP_FW_DTB loaded successfully at 0x807dbff0 (0x1fe80)
[0001.334] I> Task: Load psc-fw (0x50020551)
[0001.340] I> Slot: 0
[0001.342] I> Binary[17] block-0 (partition size: 0xc0000)
[0001.348] I> get_binary_info: Binary name: PSC_FW
[0001.353] I> Size of crypto header is 8192
[0001.358] I> BCH load address is : 0x80ffe000
[0001.363] I> Size of crypto header is 8192
[0001.368] I> BCH of PSC_FW read from storage
[0001.373] I> BCH address is : 0x80ffe000
[0001.378] I> PSC_FW header integrity check is success
[0001.383] I> Binary magic in BCH component 0 is PFWP
[0001.389] I> component binary type is 17
[0001.393] I> Size of crypto header is 8192
[0001.401] I> PSC_FW binary is read from storage
[0001.407] I> PSC_FW binary integrity check is success
[0001.413] I> Binary PSC_FW loaded successfully at 0x80000000 (0x59980)
[0001.421] I> Task: Load nvdec-fw (0x500205c5)
[0001.426] I> Slot: 0
[0001.429] I> Binary[7] block-0 (partition size: 0x100000)
[0001.435] I> get_binary_info: Binary name: NVDEC
[0001.440] I> Size of crypto header is 8192
[0001.444] I> BCH load address is : 0x800fe000
[0001.450] I> Size of crypto header is 8192
[0001.455] I> BCH of NVDEC read from storage
[0001.459] I> BCH address is : 0x800fe000
[0001.464] I> NVDEC header integrity check is success
[0001.469] I> Binary magic in BCH component 0 is NDEC
[0001.475] I> component binary type is 7
[0001.479] I> Size of crypto header is 8192
[0001.487] I> NVDEC binary is read from storage
[0001.492] I> NVDEC binary integrity check is success
[0001.498] I> Binary NVDEC loaded successfully at 0x80000000 (0x46000)
[0001.505] I> Size of crypto header is 8192
[0001.523] I> Task: Load tsec-fw (0x5002097d)
[0001.529] I> TSEC-FW load support not enabled
[0001.533] I> Task: GPIO interrupt map (0x500147b5)
[0001.539] I> Task: SC7 context save (0x50020d79)
[0001.545] I> Slot: 0
[0001.547] I> Binary[27] block-0 (partition size: 0x100000)
[0001.553] I> get_binary_info: Binary name: BR_BCT
[0001.559] I> Size of crypto header is 8192
[0001.563] I> Size of crypto header is 8192
[0001.568] I> BR_BCT binary is read from storage
[0001.573] I> BR_BCT binary integrity check is success
[0001.579] I> Binary BR_BCT loaded successfully at 0xa0000000 (0x2000)
[0001.586] I> Slot: 0
[0001.589] I> Binary[13] block-0 (partition size: 0x30000)
[0001.595] I> get_binary_info: Binary name: SC7-FW
[0001.600] I> Size of crypto header is 8192
[0001.604] I> Size of crypto header is 8192
[0001.609] I> BCH load address is : 0xa0002000
[0001.614] I> Size of crypto header is 8192
[0001.619] I> BCH of SC7-FW read from storage
[0001.623] I> BCH address is : 0xa0002000
[0001.629] I> SC7-FW header integrity check is success
[0001.634] I> Binary magic in BCH component 0 is WB0B
[0001.639] I> component binary type is 13
[0001.644] I> Size of crypto header is 8192
[0001.650] I> SC7-FW binary is read from storage
[0001.656] I> SC7-FW binary integrity check is success
[0001.661] I> Binary SC7-FW loaded successfully at 0xa0004000 (0x26db0)
[0001.669] I> Slot: 0
[0001.671] I> Binary[22] block-0 (partition size: 0x30000)
[0001.677] I> get_binary_info: Binary name: PSC_RF
[0001.682] I> Size of crypto header is 8192
[0001.687] I> Size of crypto header is 8192
[0001.691] I> BCH load address is : 0xa002adb0
[0001.697] I> Size of crypto header is 8192
[0001.702] I> BCH of PSC_RF read from storage
[0001.706] I> BCH address is : 0xa002adb0
[0001.712] I> PSC_RF header integrity check is success
[0001.717] I> Binary magic in BCH component 0 is PSCR
[0001.722] I> component binary type is 22
[0001.726] I> Size of crypto header is 8192
[0001.732] I> PSC_RF binary is read from storage
[0001.738] I> PSC_RF binary integrity check is success
[0001.743] I> Binary PSC_RF loaded successfully at 0xa002cdb0 (0x1b140)
[0001.766] I> Task: Save WP0 payload to SC7 ctx (0x50021725)
[0001.773] I> Task: Load MB2rf binary to SC7 ctx (0x500216b9)
[0001.779] I> Slot: 0
[0001.782] I> Binary[14] block-0 (partition size: 0x20000)
[0001.788] I> get_binary_info: Binary name: MB2_RF
[0001.793] I> Size of crypto header is 8192
[0001.797] I> Size of crypto header is 8192
[0001.802] I> BCH load address is : 0xa00d6a48
[0001.807] I> Size of crypto header is 8192
[0001.812] I> BCH of MB2_RF read from storage
[0001.817] I> BCH address is : 0xa00d6a48
[0001.822] I> MB2_RF header integrity check is success
[0001.827] I> Binary magic in BCH component 0 is MB2R
[0001.833] I> component binary type is 14
[0001.837] I> Size of crypto header is 8192
[0001.843] I> MB2_RF binary is read from storage
[0001.848] I> MB2_RF binary integrity check is success
[0001.854] I> Binary MB2_RF loaded successfully at 0xa00d8a48 (0x1bfa0)
[0001.862] I> Task: Save Fuse-Bypass data to SC7 ctx (0x50021621)
[0001.869] W> FUSE_ALIAS: Fuse alias on production fused part is not supported.
[0001.877] I> SC7 context fuse-bypass data is empty
[0001.882] I> Task: Save PMIC data to SC7 ctx (0x5002144d)
[0001.888] I> Task: Save I2C bus freq data to SC7 ctx (0x500213d9)
[0001.895] I> Task: Save SOCTherm data to SC7 ctx (0x50021365)
[0001.902] I> Task: Save FMON data to SC7 ctx (0x500212f1)
[0001.908] I> Task: Save VMON data to SC7 ctx (0x50021279)
[0001.915] I> Task: Save TZDRAM data to SC7 ctx (0x5002178d)
[0001.922] I> Task: Save GPIO int data to SC7 ctx (0x50021561)
[0001.928] I> Task: Save clock data to SC7 ctx (0x50021205)
[0001.935] I> Task: Save debug data to SC7 ctx (0x50021191)
[0001.946] I> SC7 context save done
[0001.950] I> Task: Load MB2/Applet/FSKP (0x5000ca55)
[0001.956] I> Loading MB2
[0001.959] I> Slot: 0
[0001.961] I> Binary[6] block-0 (partition size: 0x80000)
[0001.967] I> get_binary_info: Binary name: MB2
[0001.972] I> Size of crypto header is 8192
[0001.976] I> BCH load address is : 0x8007e000
[0001.982] I> Size of crypto header is 8192
[0001.986] I> BCH of MB2 read from storage
[0001.991] I> BCH address is : 0x8007e000
[0001.996] I> MB2 header integrity check is success
[0002.001] I> Binary magic in BCH component 0 is MB2B
[0002.006] I> component binary type is 6
[0002.011] I> Size of crypto header is 8192
[0002.020] I> MB2 binary is read from storage
[0002.025] I> MB2 binary integrity check is success
[0002.031] I> Binary MB2 loaded successfully at 0x80000000 (0x68ee0)
[0002.038] I> Task: Map CCPLEX SHARED carveout (0x5000cbf9)
[0002.045] I> Task: Prepare MB2 params (0x5000cca9)
[0002.052] I> BR-BCT Boot Chain Fields
[0002.056] I> u32_non_gpio_select_boot_chain : 0
[0002.061] I> u32_num_boot_chains : 2
[0002.066] I> bf_bl_gpio_select_boot_chain_1b : 0
[0002.072] I> Task: Dram ecc test (0x50011791)
[0002.077] I> Task: Misc NV security settings (0x5000c529)
[0002.084] I> NVDEC sticky bits programming done
[0002.088] I> Successfully powergated NVDEC
[0002.093] I> Task: Disable/Reload WDT (0x50021a99)
[0002.099] I> Task: Program misc carveouts (0x50015381)
[0002.105] I> Program IPC carveouts
[0002.112] I> SLCG Global override status := 0x0
[0002.117] I> MB1: MSS reconfig completed
I> MB2 (version: 0.0.0.0-t234-54845784-9c429857)
I> t234-A01-0-Silicon (0x12347)
I> Boot-mode : Coldboot
I> Emulation:
I> Entry timestamp: 0x0020e408
I> Regular heap: [base:0x40040000, size:0x10000]
I> DMA heap: [base:0x469800000, size:0x800000]
I> Task: ARI update carveout TZDRAM (0x50001e80)
I> Task: Enable hot-plug capability (0x50026c6c)
I> Task: PSC mailbox init (0x50016a7c)
I> Task: Crypto init (0x500065a8)
I> Task: Enable GP-SE clock (0x50001fe4)
I> Task: DICE Identity init (0x50019e50)
I> DICE is not enabled.
I> Task: OEM SC7 context save init (0x50019550)
I> Task: I2C register (0x50001e44)
I> Task: Map CCPLEX_INTERWORLD_SHMEM carveout (0x50001e2c)
I> Task: Program CBB PCIE AMAP regions (0x50019b64)
I> Task: Boot device init (0x50001d74)
I> Boot_device: QSPI_FLASH instance: 0
I> Qspi clock source : pllc_out0
I> QSPI-0l initialized successfully
I> Task: Partition Manager Init (0x50001d70)
I> Found 57 partitions in QSPI_FLASH (instance 0)
I> Task: Load and authenticate registered FWs (0x5001ce48)
I> Task: Load AUXP FWs (0x5002680c)
I> Successfully register SPE FW load task with MB2 loader
I> Skipping SCE FW load
I> Successfully register RCE FW load task with MB2 loader
I> Successfully register DCE FW load task with MB2 loader
I> Unpowergating APE
I> Unpowergate done
I> Successfully register APE FW load task with MB2 loader
I> Skipping FSI FW load
I> Successfully register XUSB FW load task with MB2 loader
I> Partition name: A_spe-fw
I> Size of partition: 589824
I> Binary@ device:3/0 block-55040 (partition size: 0x90000), name: A_spe-fw
I> Partition name: A_rce-fw
I> Size of partition: 1048576
I> Binary@ device:3/0 block-56192 (partition size: 0x100000), name: A_rce-fw
I> spe: Authentication Finalize Done
I> Binary spe loaded successfully at 0x468c00000
I> Partition name: A_dce-fw
I> Size of partition: 5242880
I> Binary@ device:3/0 block-44800 (partition size: 0x500000), name: A_dce-fw
I> rce: Authentication Finalize Done
I> Binary rce loaded successfully at 0x468900000
I> dce : oem authentication of header done
I> dce : meta-blob integrity check is success.
I> dce : will be decompressed at 0x472000000
I> version 1 Bin 1 BCheckSum 0 content_size 0 Content ChkSum 1 reserved_00 0
I> Reserved10 0 BlockMaxSize 5 Reserved11 0
I> dce : decompressed to 9449600 bytes
I> dce: plain binary integrity check is success
I> Partition name: A_adsp-fw
I> Size of partition: 2097152
I> Binary@ device:3/0 block-58240 (partition size: 0x200000), name: A_adsp-fw
I> dce: Authentication Finalize Done
I> Binary dce loaded successfully at 0x472000000
I> Partition name: A_xusb-fw
I> Size of partition: 262144
I> Binary@ device:3/0 block-9472 (partition size: 0x40000), name: A_xusb-fw
I> ape: Authentication Finalize Done
I> Binary ape loaded successfully at 0x469400000
I> xusb: Authentication Finalize Done
I> Binary xusb loaded successfully at 0x468d00000
I> Task: Carveout setup (0x5001f55c)
I> Program remaining OEM carveouts
I> Task: Enable FSITHERM (0x50016950)
I> Task: Enable FSI VMON (0x500164d8)
I> Task: Validate FSI Therm readings (0x50016530)
I> Task: Restore XUSB sec (0x50001d44)
I> Task: Enable FSI SE clock (0x50016ed8)
I> Task: Initialize SBSA UART CAR (0x50001f48)
I> Task: Ratchet update (0x50027d08)
W> OPTIN fuse not set, skip ratchet update
I> Task: Initialize CPUBL Params (0x50017e0c)
I> CPUBL-params @ 0x46e000000
I> Task: Prepare eeprom data (0x50017bd8)
E> I2C: slave not found in slaves.
E> I2C: Could not write 0 bytes to slave: 0x00ae with repeat start true.
E> I2C_DEV: Failed to send register address 0x00000000.
E> I2C_DEV: Could not read 256 registers of size 1 from slave 0xae at 0x00000000 via instance 0.
E> eeprom: Failed to read I2C slave device
C> Task 0x0 failed (err: 0x1f1e050d)
E> Top caller module: I2C_DEV, error module: I2C, reason: 0x0d, aux_info: 0x05
I> Busy Spin
��
[0000.061] I> MB1 (version: 0.32.0.0-t234-54845784-57325615)
[0000.067] I> t234-A01-0-Silicon (0x12347) Prod
[0000.071] I> Boot-mode : Coldboot
[0000.074] I> Emulation:
[0000.076] I> Entry timestamp: 0x00000000
[0000.080] I> last_boot_error: 0x0
[0000.083] I> BR-BCT: preprod_dev_sign: 0
[0000.087] I> rst_source: 0x16, rst_level: 0x1
[0000.091] I> Task: Bootchain select WAR set (0x5000ba65)
[0000.096] I> Task: Enable SLCG (0x5000bab1)
[0000.100] I> Task: CRC check (0x5001ea19)
[0000.104] I> Task: Initialize MB2 params (0x5000cb51)
[0000.110] I> MB2-params @ 0x40060000
[0000.113] I> Task: Crypto init (0x5001d981)
[0000.117] I> Task: Secure debug controls (0x5000c0a9)
[0000.122] I> Task: strap war set (0x5000ba2d)
[0000.126] I> Task: Initialize SOC Therm (0x5001bd35)
[0000.131] I> Task: Program NV master stream id (0x5000c05d)
[0000.137] I> Task: Verify boot mode (0xd4820f1)
[0000.143] I> Task: Alias fuses (0x5001095d)
[0000.147] W> FUSE_ALIAS: Fuse alias on production fused part is not supported.
[0000.154] I> Task: Print SKU type (0x5000f5f1)
[0000.158] I> FUSE_OPT_CCPLEX_CLUSTER_DISABLE = 0x00000038
[0000.163] I> FUSE_OPT_GPC_DISABLE = 0x00000002
[0000.167] I> FUSE_OPT_TPC_DISABLE = 0x000000f0
[0000.172] I> FUSE_OPT_DLA_DISABLE = 0x00000000
[0000.176] I> FUSE_OPT_PVA_DISABLE = 0x00000000
[0000.180] I> FUSE_OPT_NVENC_DISABLE = 0x00000000
[0000.185] I> FUSE_OPT_NVDEC_DISABLE = 0x00000000
[0000.189] I> FUSE_OPT_FSI_DISABLE = 0x00000001
[0000.193] I> FUSE_OPT_EMC_DISABLE = 0x00000000
[0000.198] I> FUSE_BOOTROM_PATCH_VERSION = 0x7
[0000.202] I> FUSE_PSCROM_PATCH_VERSION = 0x7
[0000.206] I> FUSE_OPT_ADC_CAL_FUSE_REV = 0x2
[0000.210] I> FUSE_SKU_INFO_0 = 0xd3
[0000.213] I> FUSE_OPT_SAMPLE_TYPE_0 = 0x3 PS
[0000.217] I> FUSE_PACKAGE_INFO_0 = 0x2
[0000.221] I> SKU: Prod
[0000.223] I> Task: Boost clocks (0x500148a1)
[0000.227] I> Initializing PLLC2 for AXI_CBB.
[0000.232] I> AXI_CBB : src = 35, divisor = 0
[0000.236] I> Task: Voltage monitor (0x50014b49)
[0000.240] I> VMON: Vmon re-calibration and fine tuning done
[0000.246] I> Task: UPHY init (0x5000d065)
[0000.252] I> HSIO UPHY init done
[0000.255] E> Skipping GBE UPHY config
[0000.258] I> Task: Boot device init (0x50000be9)
[0000.263] I> Boot_device: QSPI_FLASH instance: 0
[0000.267] I> Qspi clock source : pllc_out0
[0000.271] I> QSPI Flash: Macronix 64MB
[0000.275] I> QSPI-0l initialized successfully
[0000.279] I> Task: TSC init (0x50020a4d)
[0000.283] I> Task: Load membct (0x50011fe9)
[0000.287] I> RAM_CODE 0x4000401
[0000.290] I> Loading MEMBCT
[0000.293] I> Slot: 1
[0000.295] I> Binary[0] block-0 (partition size: 0x40000)
[0000.300] I> get_binary_info: Binary name: MEM-BCT-0
[0000.305] I> Size of crypto header is 8192
[0000.309] I> BCH load address is : 0x40050000
[0000.313] I> Size of crypto header is 8192
[0000.317] I> BCH of MEM-BCT-0 read from storage
[0000.321] I> BCH address is : 0x40050000
[0000.325] I> MEM-BCT-0 header integrity check is success
[0000.331] I> Binary magic in BCH component 0 is MEM0
[0000.335] I> component binary type is 0
[0000.340] I> MEM-BCT-0 binary is read from storage
[0000.345] I> MEM-BCT-0 binary integrity check is success
[0000.350] I> Binary MEM-BCT-0 loaded successfully at 0x40040000 (0xe580)
[0000.356] I> RAM_CODE 0x4000401
[0000.362] I> RAM_CODE 0x4000401
[0000.365] I> Task: Load Page retirement list (0x500115b1)
[0000.371] I> Task: SDRAM params override (0x50011fc5)
[0000.376] I> Task: Save mem-bct info (0x50014fa1)
[0000.380] I> Task: Carveout allocate (0x50015005)
[0000.385] I> RCM blob carveout will not be allocated
[0000.390] I> ECC region[0]: Start:0x0, End:0x0
[0000.394] I> ECC region[1]: Start:0x0, End:0x0
[0000.398] I> ECC region[2]: Start:0x0, End:0x0
[0000.402] I> ECC region[3]: Start:0x0, End:0x0
[0000.407] I> ECC region[4]: Start:0x0, End:0x0
[0000.411] I> Non-ECC region[0]: Start:0x80000000, End:0x480000000
[0000.417] I> Non-ECC region[1]: Start:0x0, End:0x0
[0000.421] I> Non-ECC region[2]: Start:0x0, End:0x0
[0000.426] I> Non-ECC region[3]: Start:0x0, End:0x0
[0000.431] I> Non-ECC region[4]: Start:0x0, End:0x0
[0000.440] I> allocated(CO:31) base:0x478000000 size:0x8000000 align: 0x8000000
[0000.448] I> allocated(CO:43) base:0x474000000 size:0x4000000 align: 0x200000
[0000.455] I> allocated(CO:20) base:0x472000000 size:0x2000000 align: 0x2000000
[0000.462] I> allocated(CO:24) base:0x470000000 size:0x2000000 align: 0x2000000
[0000.469] I> allocated(CO:28) base:0x46e000000 size:0x2000000 align: 0x2000000
[0000.476] I> allocated(CO:22) base:0x46d000000 size:0x1000000 align: 0x1000000
[0000.483] I> allocated(CO:35) base:0x46c200000 size:0xe00000 align: 0x10000
[0000.490] I> allocated(CO:02) base:0x46b800000 size:0x800000 align: 0x800000
[0000.497] I> allocated(CO:03) base:0x46b000000 size:0x800000 align: 0x800000
[0000.504] I> allocated(CO:06) base:0x46a800000 size:0x800000 align: 0x800000
[0000.511] I> allocated(CO:10) base:0x46a000000 size:0x800000 align: 0x800000
[0000.517] I> allocated(CO:56) base:0x469800000 size:0x800000 align: 0x200000
[0000.524] I> allocated(CO:07) base:0x469400000 size:0x400000 align: 0x400000
[0000.531] I> allocated(CO:33) base:0x469000000 size:0x400000 align: 0x200000
[0000.538] I> allocated(CO:23) base:0x46c000000 size:0x200000 align: 0x200000
[0000.545] I> allocated(CO:01) base:0x468f00000 size:0x100000 align: 0x100000
[0000.552] I> allocated(CO:04) base:0x468e00000 size:0x100000 align: 0x100000
[0000.559] I> allocated(CO:05) base:0x468d00000 size:0x100000 align: 0x100000
[0000.566] I> allocated(CO:08) base:0x468c00000 size:0x100000 align: 0x100000
[0000.573] I> allocated(CO:09) base:0x468b00000 size:0x100000 align: 0x100000
[0000.580] I> allocated(CO:15) base:0x468a00000 size:0x100000 align: 0x100000
[0000.587] I> allocated(CO:17) base:0x468900000 size:0x100000 align: 0x100000
[0000.594] I> allocated(CO:27) base:0x468800000 size:0x100000 align: 0x100000
[0000.601] I> allocated(CO:42) base:0x468700000 size:0x100000 align: 0x100000
[0000.607] I> allocated(CO:54) base:0x468680000 size:0x80000 align: 0x80000
[0000.614] I> allocated(CO:34) base:0x468670000 size:0x10000 align: 0x10000
[0000.621] I> allocated(CO:47) base:0x468200000 size:0x400000 align: 0x200000
[0000.628] I> allocated(CO:72) base:0x468000000 size:0x200000 align: 0x10000
[0000.635] I> allocated(CO:48) base:0x468650000 size:0x20000 align: 0x10000
[0000.641] I> allocated(CO:69) base:0x468630000 size:0x20000 align: 0x10000
[0000.648] I> allocated(CO:49) base:0x468620000 size:0x10000 align: 0x10000
[0000.655] I> allocated(CO:50) base:0x468610000 size:0x10000 align: 0x10000
[0000.662] I> NSDRAM base: 0x80000000, end: 0x468670000
[0000.667] I> Task: Thermal check (0x50021d55)
[0000.671] I> max_chip_limit = 105
[0000.674] I> min_chip_limit = -28
[0000.677] I> max temp read = 35
[0000.680] I> min temp read = 33
[0000.683] I> Task: Update FSI SCR with thermal fuse data (0x50021e61)
[0000.689] I> Task: Enable WDT 5th expiry (0x50021a41)
[0000.694] I> Task: I2C register (0x50000b85)
[0000.698] I> Task: Reset FSI (0x500148b1)
[0000.702] I> Task: Pinmux init (0x5001397d)
[0000.707] I> skipped mmio_addr = 0x9240008
[0000.711] I> skipped mmio_addr = 0x9240000
[0000.714] I> skipped mmio_addr = 0x9240010
[0000.718] I> skipped mmio_addr = 0x9240018
[0000.722] I> skipped mmio_addr = 0x9240020
[0000.726] I> skipped mmio_addr = 0x9240030
[0000.730] I> skipped mmio_addr = 0x9240028
[0000.734] I> skipped mmio_addr = 0x9240038
[0000.738] I> skipped mmio_addr = 0x9240040
[0000.742] I> skipped mmio_addr = 0x9240048
[0000.746] I> skipped mmio_addr = 0x9241000
[0000.750] I> skipped mmio_addr = 0x9241008
[0000.754] I> skipped mmio_addr = 0x9241010
[0000.758] I> skipped mmio_addr = 0x9241018
[0000.762] I> skipped mmio_addr = 0x9241020
[0000.766] I> skipped mmio_addr = 0x9241028
[0000.770] I> skipped mmio_addr = 0x9241030
[0000.773] I> skipped mmio_addr = 0x9241038
[0000.777] I> skipped mmio_addr = 0x9241040
[0000.781] I> skipped mmio_addr = 0x9242000
[0000.785] I> skipped mmio_addr = 0x9242008
[0000.789] I> Task: Prod config init (0x50013ddd)
[0000.794] I> Task: Pad voltage init (0x50013a2d)
[0000.798] I> Task: Prod init (0x50013e21)
[0000.802] I> Task: Common rail init (0x50014575)
[0000.807] I> DONE: Thermal config
[0000.810] W> DEVICE_PROD: module = 13, instance = 4 not found in device prod.
[0000.819] I> DONE: SOC rail config
[0000.822] W> PMIC_CONFIG: Rail: MEMIO rail config not found in MB1 BCT.
[0000.829] I> DONE: MEMIO rail config
[0000.832] W> PMIC_CONFIG: Rail: GPU rail info not found in MB1 BCT.
[0000.839] I> DONE: GPU rail info
[0000.842] W> PMIC_CONFIG: Rail: CV rail info not found in MB1 BCT.
[0000.848] I> DONE: CV rail info
[0000.851] I> Task: Mem clock src (0x50011de9)
[0000.855] I> Task: Misc. board config (0x5001461d)
[0000.860] W> PMIC_CONFIG: Platform config not found in MB1 BCT.
[0000.866] I> Task: SDRAM init (0x50011ded)
[0000.870] I> SDRAM-params @ 0xd485000
[0000.874] I> MemoryType: 4 MemBctRevision: 1
[0000.880] I> MSS code-drop: NvBootSdramInit
[0000.884] I> MSS CAR: PLLM/HUB programming for MemoryType: 4 and MemBctRevision: 1
[0000.892] I> MSS CAR: PLLM/HUB programming for MemoryType: 4 and MemBctRevision: 1
[0000.899] I> MSS CAR: Init PLLM
[0000.902] I> MSS CAR: Init PLLHUB
[0000.907] I> Encryption: MTS: en, TX: en, VPR: en, GSC: en
[0000.918] I> mb1_sdram_init Done !
[0000.922] I> SDRAM Size in Total 0x400000000
[0000.926] I> Task: Dram Ecc scrub (0x500116f5)
[0000.930] I> Task: DRAM alias check (0x50011fbd)
[0000.948] I> Task: Program NSDRAM carveout (0x50015961)
[0000.954] I> NSDRAM carveout encryption is enabled
[0000.959] I> Program NSDRAM carveout
[0000.964] I> Task: Register checker (0x50011fc1)
[0000.971] I> Task: Enable clock-mon (0x50020a35)
[0000.977] I> FMON: Fmon re-programming done
[0000.981] I> Task: Mapper init (0x5001ef4d)
[0000.986] I> Task: SC7 Context Init (0x50020d3d)
[0000.992] I> Task: CCPLEX IST init (0x5000c925)
[0000.998] I> Task: CPU WP0 (0x5000bb15)
[0001.003] I> Loading MCE
[0001.006] I> Slot: 1
[0001.008] I> Binary[8] block-0 (partition size: 0x80000)
[0001.014] I> get_binary_info: Binary name: MCE
[0001.019] I> Size of crypto header is 8192
[0001.024] I> BCH load address is : 0x4003e000
[0001.029] I> Size of crypto header is 8192
[0001.034] I> BCH of MCE read from storage
[0001.038] I> BCH address is : 0x4003e000
[0001.043] I> MCE header integrity check is success
[0001.048] I> Binary magic in BCH component 0 is MTSM
[0001.054] I> component binary type is 8
[0001.058] I> Size of crypto header is 8192
[0001.064] I> MCE binary is read from storage
[0001.070] I> MCE binary integrity check is success
[0001.075] I> Binary MCE loaded successfully at 0x40000000 (0x2c880)
[0001.082] I> Size of crypto header is 8192
[0001.097] I> Size of crypto header is 8192
[0001.102] I> Sending WP0 mailbox command to PSC
[0001.112] I> Task: XUSB Powergate (0x50000b91)
[0001.117] I> Skipping powergate XUSB.
[0001.121] I> Task: MB1 fixed firewalls (0x5002006d)
[0001.133] W> Firewall readback mismatch
[0001.137] W> Firewall readback mismatch
[0001.146] W> Firewall readback mismatch
[0001.156] I> Task: Load bpmp-fw (0x500203c9)
[0001.161] I> Slot: 1
[0001.164] I> Binary[15] block-0 (partition size: 0x180000)
[0001.170] I> get_binary_info: Binary name: BPMP_FW
[0001.175] I> Size of crypto header is 8192
[0001.180] I> BCH load address is : 0x807fe000
[0001.185] I> Size of crypto header is 8192
[0001.190] I> BCH of BPMP_FW read from storage
[0001.194] I> BCH address is : 0x807fe000
[0001.200] I> BPMP_FW header integrity check is success
[0001.205] I> Binary magic in BCH component 0 is BPMF
[0001.211] I> component binary type is 15
[0001.215] I> Size of crypto header is 8192
[0001.230] I> BPMP_FW binary is read from storage
[0001.237] I> BPMP_FW binary integrity check is success
[0001.243] I> Binary BPMP_FW loaded successfully at 0x80000000 (0xfddc0)
[0001.251] I> Slot: 1
[0001.253] I> Binary[16] block-72976 (partition size: 0x400000)
[0001.260] I> get_binary_info: Binary name: BPMP_FW_DTB
[0001.265] I> Size of crypto header is 8192
[0001.270] I> BCH load address is : 0x807fc000
[0001.275] I> Size of crypto header is 8192
[0001.280] I> BCH of BPMP_FW_DTB read from storage
[0001.285] I> BCH address is : 0x807fc000
[0001.290] I> BPMP_FW_DTB header integrity check is success
[0001.296] I> Binary magic in BCH component 0 is BPMD
[0001.302] I> component binary type is 16
[0001.306] I> Size of crypto header is 8192
[0001.312] I> BPMP_FW_DTB binary is read from storage
[0001.318] I> BPMP_FW_DTB binary integrity check is success
[0001.324] I> Binary BPMP_FW_DTB loaded successfully at 0x807dbff0 (0x1fe80)
[0001.332] I> Task: Load psc-fw (0x50020551)
[0001.338] I> Slot: 1
[0001.340] I> Binary[17] block-0 (partition size: 0xc0000)
[0001.346] I> get_binary_info: Binary name: PSC_FW
[0001.352] I> Size of crypto header is 8192
[0001.356] I> BCH load address is : 0x80ffe000
[0001.361] I> Size of crypto header is 8192
[0001.366] I> BCH of PSC_FW read from storage
[0001.371] I> BCH address is : 0x80ffe000
[0001.376] I> PSC_FW header integrity check is success
[0001.381] I> Binary magic in BCH component 0 is PFWP
[0001.387] I> component binary type is 17
[0001.391] I> Size of crypto header is 8192
[0001.399] I> PSC_FW binary is read from storage
[0001.405] I> PSC_FW binary integrity check is success
[0001.411] I> Binary PSC_FW loaded successfully at 0x80000000 (0x59980)
[0001.419] I> Task: Load nvdec-fw (0x500205c5)
[0001.424] I> Slot: 1
[0001.427] I> Binary[7] block-0 (partition size: 0x100000)
[0001.433] I> get_binary_info: Binary name: NVDEC
[0001.438] I> Size of crypto header is 8192
[0001.442] I> BCH load address is : 0x800fe000
[0001.448] I> Size of crypto header is 8192
[0001.453] I> BCH of NVDEC read from storage
[0001.457] I> BCH address is : 0x800fe000
[0001.462] I> NVDEC header integrity check is success
[0001.468] I> Binary magic in BCH component 0 is NDEC
[0001.473] I> component binary type is 7
[0001.477] I> Size of crypto header is 8192
[0001.485] I> NVDEC binary is read from storage
[0001.490] I> NVDEC binary integrity check is success
[0001.496] I> Binary NVDEC loaded successfully at 0x80000000 (0x46000)
[0001.503] I> Size of crypto header is 8192
[0001.521] I> Task: Load tsec-fw (0x5002097d)
[0001.527] I> TSEC-FW load support not enabled
[0001.531] I> Task: GPIO interrupt map (0x500147b5)
[0001.537] I> Task: SC7 context save (0x50020d79)
[0001.543] I> Slot: 1
[0001.545] I> Binary[27] block-0 (partition size: 0x100000)
[0001.551] I> get_binary_info: Binary name: BR_BCT
[0001.557] I> Size of crypto header is 8192
[0001.561] I> Size of crypto header is 8192
[0001.566] I> BR_BCT binary is read from storage
[0001.571] I> BR_BCT binary integrity check is success
[0001.577] I> Binary BR_BCT loaded successfully at 0xa0000000 (0x2000)
[0001.584] I> Slot: 1
[0001.587] I> Binary[13] block-0 (partition size: 0x30000)
[0001.593] I> get_binary_info: Binary name: SC7-FW
[0001.598] I> Size of crypto header is 8192
[0001.602] I> Size of crypto header is 8192
[0001.607] I> BCH load address is : 0xa0002000
[0001.612] I> Size of crypto header is 8192
[0001.617] I> BCH of SC7-FW read from storage
[0001.622] I> BCH address is : 0xa0002000
[0001.627] I> SC7-FW header integrity check is success
[0001.632] I> Binary magic in BCH component 0 is WB0B
[0001.638] I> component binary type is 13
[0001.642] I> Size of crypto header is 8192
[0001.648] I> SC7-FW binary is read from storage
[0001.654] I> SC7-FW binary integrity check is success
[0001.659] I> Binary SC7-FW loaded successfully at 0xa0004000 (0x26db0)
[0001.667] I> Slot: 1
[0001.669] I> Binary[22] block-0 (partition size: 0x30000)
[0001.675] I> get_binary_info: Binary name: PSC_RF
[0001.680] I> Size of crypto header is 8192
[0001.685] I> Size of crypto header is 8192
[0001.690] I> BCH load address is : 0xa002adb0
[0001.695] I> Size of crypto header is 8192
[0001.700] I> BCH of PSC_RF read from storage
[0001.704] I> BCH address is : 0xa002adb0
[0001.710] I> PSC_RF header integrity check is success
[0001.715] I> Binary magic in BCH component 0 is PSCR
[0001.720] I> component binary type is 22
[0001.725] I> Size of crypto header is 8192
[0001.730] I> PSC_RF binary is read from storage
[0001.736] I> PSC_RF binary integrity check is success
[0001.741] I> Binary PSC_RF loaded successfully at 0xa002cdb0 (0x1b140)
[0001.764] I> Task: Save WP0 payload to SC7 ctx (0x50021725)
[0001.771] I> Task: Load MB2rf binary to SC7 ctx (0x500216b9)
[0001.777] I> Slot: 1
[0001.780] I> Binary[14] block-0 (partition size: 0x20000)
[0001.786] I> get_binary_info: Binary name: MB2_RF
[0001.791] I> Size of crypto header is 8192
[0001.795] I> Size of crypto header is 8192
[0001.800] I> BCH load address is : 0xa00d6a48
[0001.805] I> Size of crypto header is 8192
[0001.810] I> BCH of MB2_RF read from storage
[0001.815] I> BCH address is : 0xa00d6a48
[0001.820] I> MB2_RF header integrity check is success
[0001.825] I> Binary magic in BCH component 0 is MB2R
[0001.831] I> component binary type is 14
[0001.835] I> Size of crypto header is 8192
[0001.841] I> MB2_RF binary is read from storage
[0001.846] I> MB2_RF binary integrity check is success
[0001.852] I> Binary MB2_RF loaded successfully at 0xa00d8a48 (0x1bfa0)
[0001.860] I> Task: Save Fuse-Bypass data to SC7 ctx (0x50021621)
[0001.867] W> FUSE_ALIAS: Fuse alias on production fused part is not supported.
[0001.875] I> SC7 context fuse-bypass data is empty
[0001.880] I> Task: Save PMIC data to SC7 ctx (0x5002144d)
[0001.886] I> Task: Save I2C bus freq data to SC7 ctx (0x500213d9)
[0001.893] I> Task: Save SOCTherm data to SC7 ctx (0x50021365)
[0001.900] I> Task: Save FMON data to SC7 ctx (0x500212f1)
[0001.907] I> Task: Save VMON data to SC7 ctx (0x50021279)
[0001.913] I> Task: Save TZDRAM data to SC7 ctx (0x5002178d)
[0001.920] I> Task: Save GPIO int data to SC7 ctx (0x50021561)
[0001.926] I> Task: Save clock data to SC7 ctx (0x50021205)
[0001.933] I> Task: Save debug data to SC7 ctx (0x50021191)
[0001.944] I> SC7 context save done
[0001.948] I> Task: Load MB2/Applet/FSKP (0x5000ca55)
[0001.954] I> Loading MB2
[0001.957] I> Slot: 1
[0001.959] I> Binary[6] block-0 (partition size: 0x80000)
[0001.965] I> get_binary_info: Binary name: MB2
[0001.970] I> Size of crypto header is 8192
[0001.974] I> BCH load address is : 0x8007e000
[0001.980] I> Size of crypto header is 8192
[0001.985] I> BCH of MB2 read from storage
[0001.989] I> BCH address is : 0x8007e000
[0001.994] I> MB2 header integrity check is success
[0001.999] I> Binary magic in BCH component 0 is MB2B
[0002.005] I> component binary type is 6
[0002.009] I> Size of crypto header is 8192
[0002.018] I> MB2 binary is read from storage
[0002.024] I> MB2 binary integrity check is success
[0002.029] I> Binary MB2 loaded successfully at 0x80000000 (0x68ee0)
[0002.037] I> Task: Map CCPLEX SHARED carveout (0x5000cbf9)
[0002.044] I> Task: Prepare MB2 params (0x5000cca9)
[0002.050] I> BR-BCT Boot Chain Fields
[0002.054] I> u32_non_gpio_select_boot_chain : 0
[0002.059] I> u32_num_boot_chains : 2
[0002.064] I> bf_bl_gpio_select_boot_chain_1b : 0
[0002.070] I> Task: Dram ecc test (0x50011791)
[0002.075] I> Task: Misc NV security settings (0x5000c529)
[0002.082] I> NVDEC sticky bits programming done
[0002.087] I> Successfully powergated NVDEC
[0002.091] I> Task: Disable/Reload WDT (0x50021a99)
[0002.097] I> Task: Program misc carveouts (0x50015381)
[0002.103] I> Program IPC carveouts
[0002.110] I> SLCG Global override status := 0x0
[0002.115] I> MB1: MSS reconfig completed
I> MB2 (version: 0.0.0.0-t234-54845784-9c429857)
I> t234-A01-0-Silicon (0x12347)
I> Boot-mode : Coldboot
I> Emulation:
I> Entry timestamp: 0x0020dcc0
I> Regular heap: [base:0x40040000, size:0x10000]
I> DMA heap: [base:0x469800000, size:0x800000]
I> Task: ARI update carveout TZDRAM (0x50001e80)
I> Task: Enable hot-plug capability (0x50026c6c)
I> Task: PSC mailbox init (0x50016a7c)
I> Task: Crypto init (0x500065a8)
I> Task: Enable GP-SE clock (0x50001fe4)
I> Task: DICE Identity init (0x50019e50)
I> DICE is not enabled.
I> Task: OEM SC7 context save init (0x50019550)
I> Task: I2C register (0x50001e44)
I> Task: Map CCPLEX_INTERWORLD_SHMEM carveout (0x50001e2c)
I> Task: Program CBB PCIE AMAP regions (0x50019b64)
I> Task: Boot device init (0x50001d74)
I> Boot_device: QSPI_FLASH instance: 0
I> Qspi clock source : pllc_out0
I> QSPI-0l initialized successfully
I> Task: Partition Manager Init (0x50001d70)
I> Found 57 partitions in QSPI_FLASH (instance 0)
I> Task: Load and authenticate registered FWs (0x5001ce48)
I> Task: Load AUXP FWs (0x5002680c)
I> Successfully register SPE FW load task with MB2 loader
I> Skipping SCE FW load
I> Successfully register RCE FW load task with MB2 loader
I> Successfully register DCE FW load task with MB2 loader
I> Unpowergating APE
I> Unpowergate done
I> Successfully register APE FW load task with MB2 loader
I> Skipping FSI FW load
I> Successfully register XUSB FW load task with MB2 loader
I> Partition name: B_spe-fw
I> Size of partition: 589824
I> Binary@ device:3/0 block-118016 (partition size: 0x90000), name: B_spe-fw
I> Partition name: B_rce-fw
I> Size of partition: 1048576
I> Binary@ device:3/0 block-119168 (partition size: 0x100000), name: B_rce-fw
I> spe: Authentication Finalize Done
I> Binary spe loaded successfully at 0x468c00000
I> Partition name: B_dce-fw
I> Size of partition: 5242880
I> Binary@ device:3/0 block-107776 (partition size: 0x500000), name: B_dce-fw
I> rce: Authentication Finalize Done
I> Binary rce loaded successfully at 0x468900000
I> dce : oem authentication of header done
I> dce : meta-blob integrity check is success.
I> dce : will be decompressed at 0x472000000
I> version 1 Bin 1 BCheckSum 0 content_size 0 Content ChkSum 1 reserved_00 0
I> Reserved10 0 BlockMaxSize 5 Reserved11 0
I> dce : decompressed to 9449600 bytes
I> dce: plain binary integrity check is success
I> Partition name: B_adsp-fw
I> Size of partition: 2097152
I> Binary@ device:3/0 block-121216 (partition size: 0x200000), name: B_adsp-fw
I> dce: Authentication Finalize Done
I> Binary dce loaded successfully at 0x472000000
I> Partition name: B_xusb-fw
I> Size of partition: 262144
I> Binary@ device:3/0 block-72448 (partition size: 0x40000), name: B_xusb-fw
I> ape: Authentication Finalize Done
I> Binary ape loaded successfully at 0x469400000
I> xusb: Authentication Finalize Done
I> Binary xusb loaded successfully at 0x468d00000
I> Task: Carveout setup (0x5001f55c)
I> Program remaining OEM carveouts
I> Task: Enable FSITHERM (0x50016950)
I> Task: Enable FSI VMON (0x500164d8)
I> Task: Validate FSI Therm readings (0x50016530)
I> Task: Restore XUSB sec (0x50001d44)
I> Task: Enable FSI SE clock (0x50016ed8)
I> Task: Initialize SBSA UART CAR (0x50001f48)
I> Task: Ratchet update (0x50027d08)
W> OPTIN fuse not set, skip ratchet update
I> Task: Initialize CPUBL Params (0x50017e0c)
I> CPUBL-params @ 0x46e000000
I> Task: Prepare eeprom data (0x50017bd8)
E> I2C: slave not found in slaves.
E> I2C: Could not write 0 bytes to slave: 0x00ae with repeat start true.
E> I2C_DEV: Failed to send register address 0x00000000.
E> I2C_DEV: Could not read 256 registers of size 1 from slave 0xae at 0x00000000 via instance 0.
E> eeprom: Failed to read I2C slave device
C> Task 0x0 failed (err: 0x1f1e050d)
E> Top caller module: I2C_DEV, error module: I2C, reason: 0x0d, aux_info: 0x05
I> Busy Spin
acording to MB2 document we tryed to reduce the read size to 0 (from 0x100) and had no change
Thaanks
So have you done this?
https://docs.nvidia.com/jetson/archives/r35.4.1/DeveloperGuide/text/HR/JetsonModuleAdaptationAndBringUp/JetsonAgxOrinSeries.html#modifying-the-eeprom
We have the Orin NX this is for the AGX is it the same?
Oh, sorry for the wrong link,
you should check tegra234-mb2-bct-misc-p3767-0000.dts for Orin NX/Nano.
https://docs.nvidia.com/jetson/archives/r35.4.1/DeveloperGuide/text/HR/JetsonModuleAdaptationAndBringUp/JetsonOrinNxNanoSeries.html#eeprom-modifications
It is our platform. when we run it with the Xavier it continue the boot and all works good
Yes we did:
EEPROM is an optional component for a customized carrier board. If the carrier board is designed without an EEPROM, the following modifications will be needed on the MB2 BCT file:
Linux_for_Tegra/bootloader/t186ref/BCT/tegra234-mb2-bct-misc-p3767-0000.dts
- cvb_eeprom_read_size = <0x100> + cvb_eeprom_read_size = <0x0>
Hi,
a copy of device tree and bootloader stuff will be populated directly inside Linux_for_Tegra/bootloader during flashing, and if the copy still exist, flashing script will use this copy instead of the original file.
So please also check your Linux_for_Tegra/bootloader/tegra234-mb2-bct-misc-p3767-0000.dts.
When we replaced the emprom to be in address 0x57 it boots up.
How can we use other address for example 0xA0?
You mean with read_size=0 and also 0x57?
You should just turn it off instead of modifying it.
Does this work?
I don’t know what you want to do here.
with no changes (read_size = 0x100, and address listed as 0xAC we soldered semporary EPROM with address 0x57 (as that was the access address in the log file.
Our EPROM can not have address 0x57. we like to use address 0x54 or a0x50 (with SW address as 0xA8 or 0xA0)
when we changed the address we had many issues with the evaluation platform.
You don’t need the EEPROM on a custom carrier board, it’s of no use.
Can you just find a fresh BSP that has not been flashed and change the read size to try again?
Nice! I got the same problem! Thank you so much!
This topic was automatically closed 14 days after the last reply. New replies are no longer allowed.