In figure 7-4 PCIe Root Port Connection Example
Related topics
| Topic | Replies | Views | Activity | |
|---|---|---|---|---|
| Description conflict in Xavier spec for PEX pins | 3 | 613 | September 25, 2019 | |
| Xavier module PCIe interface control signal is 1.8V or 3.3V? | 1 | 482 | September 25, 2019 | |
| The Voltage of the PEX_L0_CLKREQ_N is 1.8v or 3.3v? | 3 | 840 | October 18, 2021 | |
| PEX_Lx_RST_N/PEX_Lx_CLKREQ_N signals electrical level | 2 | 573 | October 18, 2021 | |
| PCIe Reset | 2 | 607 | October 18, 2021 | |
| Xavier pad voltage and PMIC power rail question, especially for PCIe | 8 | 1605 | October 18, 2021 | |
| Pcie | 6 | 660 | June 29, 2022 | |
| Question about AGX Xavier PCIE Reset | 2 | 898 | September 19, 2021 | |
| PCIe Voltage Swing Level | 5 | 1154 | October 19, 2022 | |
| Version 4.2 cannot detect PCIe M.2 slot | 6 | 756 | October 18, 2021 |