How to decrease the delay between spi transfer and CS action?

Have a reference to below to use GPIO as chipselect.