Please follow TX2 NX design guide to make custom design. That is correct without question. Regarding the board file of devkit, we will check that to make sure if it violate the limit.
Related topics
| Topic | Replies | Views | Activity | |
|---|---|---|---|---|
| Hardware design Trace Impedance about Diff pair / Single Ended control? | 5 | 2358 | October 18, 2021 | |
| CSI-2 interface cable | 3 | 1298 | November 7, 2019 | |
| Max trace length for CAN bus interface | 4 | 946 | October 18, 2021 | |
| How to design CSI camera ruting for TX1 | 4 | 1614 | February 12, 2019 | |
| MIPI CSI-2 Clock/Data Skew | 6 | 6831 | October 18, 2021 | |
| Tegra tx2 module header | 2 | 441 | October 18, 2021 | |
| CSI-2 layout lanes lengths on AGX Orin Developer kit (J509 connector) | 4 | 495 | July 27, 2023 | |
| Creating custom carrier | 1 | 550 | December 5, 2017 | |
| Length matching to Xavier AGX module | 4 | 684 | March 12, 2019 | |
| Jetson TX2 Mipi CSI interface problem | 7 | 953 | October 18, 2021 |