Hi Navidia team, we wanted use UART5 as serial. Pin mux is as below. Same pin is used M.2 KEY E. Need help what are the changes need to do. tty demesg and pinmux as below. Please let me any info required to guide us.
(1)=================tty dmesg log=============
root@nvidia-desktop:/home/nvidia# sudo dmesg | grep tty
[ 0.000000] Kernel command line: root=/dev/mmcblk0p1 rw rootwait rootfstype=ext4 mminit_loglevel=4 console=ttyTCU0,115200 console=tty0 firmware_class.path=/etc/firmware fbcon=map:0 net.ifnames=0
[ 0.000919] printk: console [tty0] enabled
[ 0.405168] 31d0000.serial: ttyAMA0 at MMIO 0x31d0000 (irq = 75, base_baud = 0) is a SBSA
[ 0.718815] printk: console [ttyTCU0] enabled
[ 6.175709] 3100000.serial: ttyTHS0 at MMIO 0x3100000 (irq = 13, base_baud = 0) is a TEGRA_UART
[ 6.190368] 3140000.serial: ttyTHS4 at MMIO 0x3140000 (irq = 14, base_baud = 0) is a TEGRA_UART
[ 6.205152] 3110000.serial: ttyTHS1 at MMIO 0x3110000 (irq = 73, base_baud = 0) is a TEGRA_UART
[ 6.220024] 3130000.serial: ttyTHS3 at MMIO 0x3130000 (irq = 74, base_baud = 0) is a TEGRA_UART
(2)==============pinmux is as below. ====================
uart5_tx_py5 {
nvidia,pins = “uart5_tx_py5”;
nvidia,function = “uarti”;
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
nvidia,tristate = <TEGRA_PIN_DISABLE>;
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
nvidia,lpdr = <TEGRA_PIN_DISABLE>;
};
uart5_rx_py6 {
nvidia,pins = "uart5_rx_py6";
nvidia,function = "uarti";
nvidia,pull = <TEGRA_PIN_PULL_UP>;
nvidia,tristate = <TEGRA_PIN_ENABLE>;
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
nvidia,lpdr = <TEGRA_PIN_DISABLE>;
};
uart5_rts_py7 {
nvidia,pins = "uart5_rts_py7";
nvidia,function = "uarte";
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
nvidia,tristate = <TEGRA_PIN_DISABLE>;
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
nvidia,lpdr = <TEGRA_PIN_DISABLE>;
};
uart5_cts_pz0 {
nvidia,pins = "uart5_cts_pz0";
nvidia,function = "uarte";
nvidia,pull = <TEGRA_PIN_PULL_UP>;
nvidia,tristate = <TEGRA_PIN_ENABLE>;
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
nvidia,lpdr = <TEGRA_PIN_DISABLE>;
};
==============================================